

Date
16/8/19

UNIT - VI

Registers and Counters

Registers

A register is a device which is used to store the data in binary format and shifts the binary bits in the serial manner and also we can collect the information in the same binary format. It is called bit by bit.



store the binary data

Registers

temporary

flip flops

Register is formed by using the no. of flip flop.

it may be D or T flip flop.


shift register

It shifts the given binary data in serial manner and we can collect the data in the same binary manner


same binary manner

4 bit register

no. of flip flops = 4 ; we may use "D" flip flop




Serial in - serial out shift register
∴ in means = entry of data




Serial - in - parallel - out shift register

CLK	ops across f/f			
	D ₁	D ₂	D ₃	D ₄
0	-	-	-	-
1	0	-	-	-
2	1	0	-	-
3	0	1	0	-
4	1	0	1	0

In this register the data entered in serial
and collected in parallel out



Parallel - in - parallel - out shift register




Serial - in - parallel - out shift register

		ops across f/f					
4	3	2	1	D ₁	D ₂	D ₃	D ₄
1	0	1	0	-	-	-	-
0	1	0	1	0	-	-	-
1	0	1	0	1	0	-	-
0	1	0	1	0	1	0	-
1	0	1	0	1	0	1	0
0	1	0	1	0	1	0	1


In this register the data entered in serial
and collected in parallel out

parallel in



Parallel - in - parallel - out shift register

Bidirectional Shift Register (D - flip flop)



Serial-in - Serial out Bidirectional shift register
Here bidirectional means Right / left shift

→ Right shift reg | left shift Reg
→ left → right | ← right

In the above manner we have to enter the data according to arrow marks


	G ₁	G ₂	G ₃	G ₄	G ₅	G ₆	G ₇	G ₈
Right / Left = ,	1	1	1	1	0	0	0	0
enabled state							disabled state	

example

initial state
CLK D₁ D₂ D₃ D₄ → initial state
0 0 0 0 0 → (out)

Data input 1111 left

2 → 1 → 1 → 0 → 0
3 → 1 → 1 → 1 → 0
4 → 1 → 1 → 1 → 1




example

CLK


G_5 G_6 G_7 G_8
 D_1 D_2 D_3 D_4

enabled


disabled



Universal Shift Registers



- * Enter the data in serial and collecting the data in parallel called universal shift registers.
- * universal shift register consists of D flip flops and multiplexers
- * Multiplexer: which has 2^n inputs and 1 output is called multiplexer
- $2^n : i$ where $n = \text{no. of selection line}$



00	-0
01	-1
11	-2
10	-3

Universal Shift Register

S, S₀ Register operation

0 0	No change
0 1	Right shift
1 0	Left shift
1 1	parallel load

Counters

Counter is a device which counts the pulse

or no. of digits

- if the counting is from 0 - N (higher) it is up counter
- if the counting is from N (lower) - 0 it is down counter

Counters are of two types.

→ Synchronous counters

→ Asynchronous counters

CLK decimal count

1 0

2 1

3 2

4 3

5 4

6 5

7 6

8 7

9 8

10 9


Asynchronous counters

In asynchronous counters, the output of first flip flop is given to the CLK as second flip flop and propagation delay is occurred

Synchronous Counters

In synchronous counters, the CLK pulse is same and no propagation delay

Asynchronous
Counters




propagation delay
is more

count easy

cost less

Synchronous
Counters



propagation delay is
less

count difficult
cost more

$$S = 2^{10} - 1 = 1023$$

$$S = \frac{1}{2} (2^n - 1)$$


$$(2^n - 1)$$

propagation delay in synchronous counters

1. Design a two bit ripple up-counter using J-K flip flop by negative edge triggering


no. of bits $n = 2$

no. of flip flops $= 2$





(JK F/F)

By using 're' edge triggering



2. Design a 2-bit ripple up-synchronous counter using -ve edge triggering



$n = \text{no. of bits} = 2$

no. of F/F = 2

(JK F/F)

synchronous counter by -ve edge triggering

Design of Synchronous Counters
It is represented as bit counter or divide by or
bin counter or modulo n counter or mod n
counter.

Design a decade counter or mod 10 counter
using T flip flop.
Counters.

n bit counter

modulo - N counter

MOD - N counter

Divide by N counter

$N = \text{no. of counter}$.

$N = 0 \text{ to } N-1$

Ex: $N = 10$

Decade Counter


Count the numbers $= N = 10$

Counting sequence $(0 - (N-1))$
 $(0 - 9)$

No. of f/f required to construct the counter

$n = \text{no. of f/f}$

$n = 4$



$$2^n \geq N$$

$$n=0 \quad 2^0 \not\geq 10$$

$$n=1 \quad 2^1 \not\geq 10$$

$$n=2 \quad 2^2 \not\geq 10$$

$$n=3 \quad 2^3 \not\geq 10$$

$$n=4 \quad 2^4 \geq 10$$

CLK	Dr no	present state	Next state					
	Q _D	Q _C	Q _B	Q _A	Q _{D+1}	Q _{C+1}	Q _{B+1}	Q _{A+1}
1	0	0	0	0	1	0	0	1
2	1	1	0	1	0	0	1	0
3	2	1	1	1	2	0	0	0
4	3	1	1	3	0	0	1	1
5	4	0	1	0	4	0	1	0
6	5	0	1	0	5	0	1	0
7	6	0	1	1	6	0	0	1
8	7	0	1	1	7	0	0	1
9	8	1	0	0	8	0	0	1
10	9	1	0	0	9	0	0	1

	T _D	T _C	T _B	T _A
	P.S.	N.S.		
0	0	0	0	1
1	0	0	1	1
2	0	0	0	0
3	0	0	0	1
4	0	0	1	1
5	0	0	0	0
6	0	0	0	1
7	0	0	1	1
8	0	0	0	0
9	0	0	0	1
10	0	0	1	1

TA

TB

$$\text{quad} = (\bar{Q}_D \cdot \bar{Q}_C + \bar{Q}_D \cdot Q_C) \cdot (Q_B \cdot Q_A + \bar{Q}_B \cdot Q_A)$$

$$= \bar{Q}_D \cdot (\bar{Q}_C + Q_C) \cdot Q_A \cdot (Q_B + \bar{Q}_B)$$

$$= \bar{Q}_D \cdot Q_A$$

$$T_D = Q_D \cdot Q_A$$

$$T_C = Q_D \cdot Q_B$$

$$T_B = Q_D \cdot Q_C$$

$$T_A = Q_D \cdot Q_A$$

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0	1	0
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0
01	0	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	1	0	1	0
01	1	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0

double octent

guard : primary

TD

QC QA

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0	1	0
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0
01	0	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	1	0	1	0
01	1	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0

guard : primary

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0	1	0
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0
01	0	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	1	0	1	0
01	1	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0

guard : primary

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0	1	0
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0
01	0	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	1	0	1	0
01	1	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0

guard : primary

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0	1	0
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0
01	0	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	1	0	1	0
01	1	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0

guard : primary

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0	1	0
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0
01	0	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	1	0	1	0
01	1	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0

guard : primary

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0	1	0
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0
01	0	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	1	0	1	0
01	1	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0

guard : primary

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0	1	0
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0
01	0	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	1	0	1	0
01	1	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0

guard : primary

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0	1	0
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0
01	0	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	1	0	1	0
01	1	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0


guard : primary

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0	1	0
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0
01	0	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	1	0	1	0
01	1	1	0	1
11	X ₁₂	X ₁₃	X ₁₄	X ₁₅
10	0	0	1	0

guard : primary

Dr no	Q _D	Q _C	Q _B	Q _A
00	0	1	1	2
01	1	1	1	1
10	1	0</td		

Timing Diagram



Date
12/11/19

Design a 10 bit ring and shift counter with
D flip flops

10 bit shift and ring counter

It is called shift counter because it shifts the

value from present to next

It is called ring counter when the cycle is
repeated after counting the maximum value

10 bit counter ; $N = 10$ (0 - 9)

Shift counter

Ring counter



0 - 0

1

2

3

4

5

6

7


8

9

Truth Table

CLK Decim Num	A	B	C	D	E	F	G	H	I	J
	Θ_A	Θ_B	Θ_C	Θ_D	Θ_E	Θ_F	Θ_G	Θ_H	Θ_I	Θ_J
0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0
2	1	0	1	0	0	0	0	0	0	0
3	2	0	0	1	0	0	0	0	0	0
4	3	0	0	0	1	0	0	0	0	0
5	4	0	0	0	0	1	0	0	0	0
6	5	0	0	0	0	0	1	0	0	0
7	6	0	0	0	0	0	0	1	0	0
8	7	0	0	0	0	0	0	0	1	0
9	8	0	0	0	0	0	0	0	0	1
10	9	0	0	0	0	0	0	0	0	1

Timing Diagram



Twisted ring counter


Ring counter Circuit diagram for shift and ring counter



clear pulse/preset

CLK	Q_A	Q_B	Q_C	Q_D	\bar{Q}_D
0	0	0	0	0	1
1	1	0	0	0	1
2	1	1	0	0	1
3	0	1	1	0	1
4	1	1	1	1	0
5	0	1	0	1	0
again	0	0	0	0	1
CLK pulse is given	0	0	0	1	0
8	0	0	0	1	0


Circuit diagram for Johnson counter



next pulse

Design a 4-bit Johnson Counter or a 4-bit shift and twisted ring counter with D flip flops
 4bit Johnson counter/4bit and twisted ring counter

$$N=4(0-3) \quad [4+4=8(0-7)]$$



Timing Diagram
 Design a 3-bit [down-5] up-down synchronous

counter

3-bit counter enable to count the numbers as $2^3 = N$

$2^3 = 8$: you can be able to count 8 i.e., (0-7)

The up-counter can able to count the numbers

0, 1, 2, 3, 4, 5, 6, 7, 0..

The down counter count the numbers 7, 6, 5, 4, 3, 2, 1, 0

This counter is known as bi-directional counter

(up-down)

Counting = N . sequence

No. of flip flops = $n = 3$

Mode signal

up | $\overline{\text{DOWN}} = 1$

$\rightarrow 1 \quad 0$
ON OFF

up counter

up | $\overline{\text{DOWN}} = 0$

$\rightarrow 0 \quad 1$
OFF ON

down counter

Date
13/9/19

	Up Counter		Down Counter	
	P.S	N.S	P.S	N.S
0	0	1	0	7
1	1	2	1	0
2	2	3	2	1
3	3	4	3	2
4	4	5	4	3
5	5	6	5	4
6	6	7	6	5
7	7	0	7	6

State Table

Cp	UP	θ_C	θ_B	θ_A	DOWN
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	2
3	0	1	0	1	3
4	0	1	1	0	4
5	1	0	0	1	5
6	1	1	0	1	6
7	1	1	1	1	7

Excitation table

of N.S

Qn	Qnti	T
0	0	0
0	1	1
1	0	1
1	1	0

For K-map

$$T_A = \sum_m (0, 1, 2, 3, 15)$$

$$T_B = \sum_m (0, 2, 4, 6, 9, 11, 13, 15)$$

$$T_C = \sum_m (0, 4, 11, 15)$$

Exco

Excitation table
present state next state

$\bar{U/D}$	$\bar{\theta}_C$	$\bar{\theta}_B$	$\bar{\theta}_A$	no need	$\theta_C + 1$	$\theta_B \oplus \theta_A$	$\theta_A + 1$	T_C	T_B	T_A
0	0	0	0	0	0	1	1	1	1	1
1	0	1	0	1	1	0	0	0	0	1
2	0	2	0	1	2	0	0	1	10	1
3	0	3	0	1	3	0	1	0	20	0
4	0	4	1	0	4	0	1	1	30	1
5	0	5	1	0	5	1	0	0	40	0
6	0	6	1	1	6	1	0	1	50	1
7	0	7	1	1	7	1	1	0	60	0
8	1	0	0	0	8	0	0	1	10	0
9	1	1	0	0	9	0	1	0	20	1
10	1	2	0	1	10	0	1	1	30	0
11	1	3	0	1	11	1	0	0	41	1
12	1	4	1	0	12	1	0	1	50	0
13	1	5	1	0	13	1	1	0	60	1
14	1	6	1	1	14	1	1	1	70	0
15	1	7	1	1	15	0	0	0	1	1

$\bar{U/D} \bar{\theta}_C$	$\bar{\theta}_A$	T_A	$\bar{U/D} \bar{\theta}_B$	$\bar{\theta}_A$	T_B	$\bar{U/D} \bar{\theta}_C$	$\bar{\theta}_A$	T_C
00	00	01	11	10	00	00	01	11
01	01	10	15	17	10	01	10	10
11	11	10	13	15	11	11	12	13
10	10	11	14	16	10	10	11	14

$$q_1 \rightarrow \bar{U/D} \bar{\theta}_A$$

$$q_2 \rightarrow \bar{U/D} \bar{\theta}_B$$


$$p_1 \rightarrow \bar{U/D} \bar{\theta}_B \bar{\theta}_A$$

$$p_2 \rightarrow \bar{U/D} \bar{\theta}_B \theta_A$$

$$T_B = \bar{U/D} \bar{\theta}_A + \bar{U/D} \bar{\theta}_A$$

$$T_C = \bar{U/D} \bar{\theta}_B \bar{\theta}_A + \bar{U/D} \bar{\theta}_B \theta_A$$

Date 14/01/19 ^{update = 1}



Design divide by "6" counter using T- flip flop

~~Mod 6 Counter~~ \downarrow ~~Mod 6-Counter~~

Divide by 6 counter (01) MOD 6
no. of counts = 6 ; counting range $0 - (N-1)$
~~0 - 5~~

$$n = \text{no. of flip flops} \quad 2^n \geq N$$

$$n=1 \quad 2^1 \not\geq 6$$

$$n=2 \text{ } g^2 \not| 6$$

$$n=3 \quad 2^3 \geq 6$$

no. of bits = no. of flip flops = 3
note


Note

$$\text{MOD} = 6(0-5); n=3 \left(0 - \frac{7}{6.70n}\right)$$

don't care

$$-5(0-u), n=3(0-?)$$

(5, 6, 7)
for it too



CLK	$P_i S$				N's				
	Q_C	Q_B	Q_A	Q_{C+1}	Q_{B+1}	Q_{A+1}	T_C	T_B	T_A
0	0	0	0	1	0	0	1	0	0
1	1	0	0	1	0	1	0	0	1
2	0	1	0	0	1	1	0	0	1
3	0	1	1	0	1	0	0	1	1
4	1	0	0	0	1	0	1	0	1
5	1	0	1	0	0	0	0	1	0
6	X	X	X						
7	1	X	X						

Excitation table of T flipflop

$$Q_n = Q_{n+1} \quad T = T_A = \sum_m (0, 1, 2, 3, 4, 5)$$

$$T_B = \sum_m (1, 3)$$

$$T_C = \sum_m (3, 5)$$

Q_C	$Q_B Q_A$		$Q_B Q_A$		$Q_B Q_A$	
	00	01	11	10	00	01
0	1	1	3	2	1	1
1	0	1	X	X	0	1

$$T_A = 1$$

$$T_B = \bar{Q}_C \cdot Q_A$$


$$T_C = P_2 + P_1 \rightarrow (\bar{Q}_C Q_A + Q_B Q_A)$$

Q_C	$Q_B Q_A$				P_2
	00	01	11	10	
0	0	1	1	2	
1	1	X	X	X	

$$P_1 = \bar{Q}_C \bar{Q}_A + \bar{Q}_C Q_A$$

$$P_2 = \bar{Q}_C \bar{Q}_A + Q_B Q_A$$

$$(Q_C + Q_B)(Q_B Q_A) \\ \bar{Q}_C Q_A + Q_B Q_A$$



Date Design Mod-12 Counter using T- flipflops

16/9/19 The total no of counts $N = 12$

Counting sequence - 0 to $N-1$

0 to $(12-1)$

0 to 11 (12, 13, 14, 15)

don't cares

No. of flip flops - $n - 2^n \geq N$

$$1 - 2^1 \geq 12$$

$$2 - 2^2 \geq 12$$

$$3 - 2^3 \geq 12$$


$$4 - 2^4 \geq 12$$

T flip flop

P.S	N.S	T
0	0	0
0	1	1
1	0	1
1	1	0

No. of flip flops = No. of binary bits
 $n = 4$; $0 - (2^n - 1)$

counter



P.S	N.S
0	1
1	2
2	3
3	4
4	5
5	6
6	7
7	8
8	9
9	10
10	11
11	0

D.NO	θ_D	θ_C	θ_B	θ_A	θ_{D+1}	θ_{C+1}	θ_{B+1}	θ_{A+1}	T_D	T_C	T_B	T_A	
0	0	0	0	0	1	0	0	0	1	0	0	0	1
1	0	0	0	0	2	0	0	1	0	0	0	1	1
2	0	0	1	0	3	0	0	1	1	0	0	0	1
3	0	0	0	0	4	0	1	0	0	0	1	1	1
4	0	1	0	0	5	0	1	0	1	0	0	0	1
5	0	1	0	1	6	0	1	1	0	0	0	1	1
6	0	1	1	0	7	0	1	1	1	0	0	0	1
7	0	1	1	1	8	1	0	0	0	1	1	1	1
8	1	0	0	0	9	1	0	0	1	0	0	0	1
9	1	0	0	1	10	1	0	1	0	0	0	1	1
10	1	0	1	0	11	1	0	1	1	0	0	0	1
11	1	0	1	1	0	0	0	0	1	0	1	1	1

$$T_A = \sum_m (0, 1, 2, \dots, 11)$$

$$T_B = \sum_m (1, 3, 5, 7, 9, 11)$$

$$T_C = \sum_m (3, 7) ; T_D = \sum_m (7, 11)$$

T_A			
θ_D	θ_B	θ_C	θ_A
00	00	01	11
00	10	11	13
01	14	15	17
11	X12	X13	X15
10	8	9	11

Octent (1)

$$T_A = 1$$

T_C			
θ_D	θ_B	θ_C	θ_A
00	00	01	11
00	0	1	(1)
01	u	5	(1)
11	X12	X13	X15
10	8	9	11

$$\text{pair}(3, 7); T_C = \overline{\theta_D} \theta_B \theta_A$$

T_B			
θ_D	θ_B	θ_C	θ_A
00	00	01	11
00	0	1	3
01	u	5	17
11	X12	X13	X15
10	8	9	11

$$\text{Octent } TB = \theta_A$$

$$T_D$$

T_D			
θ_D	θ_B	θ_C	θ_A
00	00	01	11
00	0	1	3
01	u	5	17
11	X12	X13	X15
10	8	9	11

$$\text{pair}(7, 5); \text{pair}(15, 11)$$

$$T_D = \theta_C \theta_B \theta_A + \overline{\theta_D} \theta_B \theta_A$$

$$T_A = 1^\circ, T_B = \theta_A^\circ, T_C = \bar{\theta}_D \theta_B \theta_A^\circ, T_D = \theta_C \theta_B \theta_A^\circ$$

