


UNIT-4

Combinational logic (or) Circuits

Block diagram of combinational circuits



Topics:

1. Half-Adder

$- 2 \text{ I/P} - 2 \text{ O/P}$

2. Half-Sub

$- 2 \text{ I/P} - 2 \text{ O/P}$

3. Full-adder

$- 3 \text{ I/P} - 2 \text{ O/P}$

4. Full-Sub

$- 3 \text{ I/P} - 2 \text{ O/P}$


5. Decoder -

$n \text{ I/P} - 2^n \text{ O/P}$


$$\text{Ex: } 2 \text{ I/P} - 2^2 = 4 \text{ O/P}$$

$$\text{Ex: } 3 \text{ I/P} - 2^3 = 8 \text{ O/P}$$

$3:8$ Decoder



6. Encoder $\rightarrow 2^n \text{ I/P} - n \text{ O/P}$



Selected

$n: 2^n - \text{O/P}$ 7. multiplex - MUX - n selection lines

$n: 2^n - \text{I/P}$ 8. De-multiplex - De-MUX


9. Priority Encoder

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Combinational Circuits

- When logic gates are connected together to produce a specified output for certain specified combinations of input variables, with no storage involved. The resulting circuit is called as combinational logic circuit. In combinational logic the output variables are at all times dependent on the combination of input variables.

The block diagram of input n combination circuit is given below



Analysis Procedure :-
To obtain the boolean function for output of the given circuit



ABC	\bar{B}	y_1	y_2	y_3	y_4	y_5	y_6	y_7	y_8	F_1	F_2
0 0 0	1	0	0	0	0	1	1	0	1	0	0
0 0 1	1	0	1	0	1	1	1	1	0	0	0
0 1 0	0	0	0	1	1	1	1	0	1	1	1
0 1 1	0	0	0	1	1	1	1	1	0	0	1
1 0 0	1	0	0	1	0	1	1	1	0	0	0
1 0 1	1	0	1	0	1	1	1	0	0	1	0
1 1 0	0	0	0	1	1	1	1	0	0	0	0
1 1 1	0	1	0	1	1	0	0	0	1	0	0

Design procedure:

- Example of problem :-
- * Design a combinational logic circuit with three input variables that will produce a logic one output when more than one input variables are logic one.

Step 1 : Derive the truth table for given statement

The given problem specifies that there are three input variables and only one output variable. We assign A, B and C letter symbols to three input variables and assign "Y" letter symbol to one output variable.


Step

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Step 2 : obtain simplifying boolean expression

Now we can obtain the simplified boolean expression for output


for out variable Y for using K-map simplification



Step 3 Draw the logic diagram

We are going to draw various combinational circuits to the above boolean expression

Logic Diagram



Design of Adders

→ Digital computers perform various arithmetic operations like the addition of two binary digits. This simple addition consists of four elementary operations, namely


$$\begin{aligned} 0+0 &= 0 \\ 0+1 &= 1 \\ 1+0 &= 1 \\ 1+1 &= (10)_2 \end{aligned} \quad \left. \begin{array}{l} \\ \\ \end{array} \right\}$$

Half adder

→ The Half Adder consists of two input variables and two output variables. We assign A and B as input variables and sum (S) and carry (C).
 $A, B = 1/p$ variables
 $S, C = 0/p$ variables

Truth table

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$\begin{aligned} S &= \overline{A}B + A\overline{B} \\ &= A \oplus B \end{aligned}$$



$$C = A \cdot B$$

logic Diagram

for S




⑨ Half - subtraction:

→ The Half subtraction consists of two inputs they are A and B and two outputs they are difference (D) and borrow (B).

→ The truth table

A	B	D (difference)	B (borrow)
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

K-map for D




$$D = A\bar{B} + \bar{A}B$$

$$= A \oplus B$$


Logic Diagram



K-map for B




$$B = \bar{A}B$$



Full-Adder:
 → In full-adder consists of three inputs they are A, B, C and D and outputs are sum and carry.

A	B	C	S (sum)	C (carry)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-map for S



$$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$



$$= C(\bar{A}\bar{B} + AB) + \bar{C}(\bar{A}B + A\bar{B})$$

$$S = C(A \oplus B) + \bar{C}(A \oplus B)$$

$$S = C(\bar{A} \oplus B) + \bar{C}(A \oplus B)$$

$$S = A \oplus B \oplus C$$


Logic Diagram:



$$C = AB + BC + CA$$

$$= (\cancel{ABC} + \cancel{ABC} + \cancel{ABC} + \cancel{ABC}) + (\cancel{ABC} + \cancel{ABC})$$

* To Design full Adder by using two half adders and OR gate.



$$\begin{aligned}
 C &= (\bar{A}B + B\bar{A})C + AB \\
 &= ABC(1+C) + C(\bar{A}B + A\bar{B}) \\
 &= AB + ABC + \bar{A}BC + A\bar{B}C \\
 &= AB + B(C(A + \bar{A})) + A\bar{B}C \\
 &= AB + BC + A\bar{B}C \\
 &= AB(C + 1) + BC + A\bar{B}C \\
 &= AB + ABC + BC + A\bar{B}C \\
 &= AB + BC + AC(B + \bar{B})
 \end{aligned}$$

Subtraction Operations:

A	B	D	B
0	-0	= 0	0
0	-1	= 1	1
1	-0	= 1	0
1	-1	= 0	0

Full-subtraction

→ It consists of three inputs two outputs they are A, B, C & the inputs D, B & the out puts

A	B	C	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
1	0	1	0	1
1	0	0	0	0
1	1	0	0	0

$$\begin{array}{r}
 0-1 \\
 \hline
 11 \\
 -01 \\
 \hline
 10
 \end{array}$$

		K-map for D				
		$\bar{B}C$	$B\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
		00	01	11	10	01
A	0	1		1		0
	1	1		1		1
		4	5	7	6	

$$D = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= ((\bar{A}\bar{B} + AB) + \bar{C}(\bar{A}B + A\bar{B}))$$

$$= C(A \oplus B) + \bar{C}(A \oplus B)$$

$$= C(\overline{A \oplus B}) + \bar{C}(A \oplus B)$$

$$= A \oplus B \oplus C$$

		K-map for B				
		$\bar{B}C$	$B\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
		00	01	11	10	01
A	0	1		1		0
	1	1		1		1
		4	5	7	6	


$$B = \bar{A}\bar{B}C + A\bar{B}C + \bar{A}B\bar{C} + ABC$$

$$= \frac{G_1}{A \bar{B}C} \quad \frac{G_2}{\bar{A}B\bar{C}} \quad \frac{G_3}{ABC}$$


0 0 1	0 1 1	0 1 1
0 1 0	1 1 1	1 1 1
0 1 1	AB	BC

$$B = \bar{A}C + \bar{A}B + BC$$

Logic diagram



To Design full subtraction by using two half subtraction and one OR gate



$$\begin{aligned}
 B &= C(\overline{A \oplus B}) + \bar{A}B \\
 &= C(\overline{A \oplus B}) + \bar{A}B \\
 &= C(\overline{A}\bar{B} + A\bar{B}) + \bar{A}B \\
 &= \bar{A}\bar{B}C + ABC + \bar{A}B
 \end{aligned}$$

$$B = \bar{A}B + BC + \bar{A}C$$

$$\begin{aligned}
 B &= \overline{\bar{A}B + C(A \oplus B)} \\
 &= \overline{\bar{A}B + C(A \oplus B)} \\
 &= \overline{\bar{A}B + C(\overline{A}\bar{B} + A\bar{B})} \\
 &= \overline{\bar{A}B + (\overline{A}\bar{B} + ABC)} \\
 &= \overline{\bar{A}B(C + 1) + \bar{A}\bar{B}C + ABC} \\
 &= \overline{\bar{A}B + \bar{A}BC + \bar{A}\bar{B}C + ABC} \\
 &= \overline{\bar{A}B + BC(\bar{A} + A)} + \bar{A}BC \\
 &= \overline{\bar{A}B} + BC + \bar{A}BC \\
 &= \overline{\bar{A}B}(1 + C) + BC + \bar{A}\bar{B}C \\
 &= \overline{\bar{A}B} + \overline{\bar{A}B}C + BC + \bar{A}\bar{B}C \\
 &= \overline{\bar{A}B} + BC + \bar{A}C(B + \bar{B}) \\
 \boxed{B = \overline{\bar{A}B} + BC + \bar{A}C}
 \end{aligned}$$


Decoder

→ The Decoder has n inputs and 2^n outputs. The output is depends upon enable input variable.

→ If the Enable is (EN), the Enable is zero the output is don't care condition.

→ If the Enable is '1' the output is on state.


→ The block diagram of decoder is given by



Binary Decoder

2:4 Decoder:


Truth table:
The 2:4 Decoder block diagram is given by




Truth table:

2:4 Decoder

Inputs			outputs			
EN	A	B	D ₃	D ₂	D ₁	D ₀
0	X	X	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0





3:8 Decoder \div The 3:8 Decoder is given by




Truth Table

Input				Output							
EN	A	B	C	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	1
1	0	1	0	0	0	0	0	0	0	1	0
1	0	1	1	0	0	0	0	0	0	1	0
1	1	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	1	0	0	0
1	1	1	0	0	0	1	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0





The 74x138 3 to 8 Decoder



Logic symbol

Truth Table

Inputs						Outputs							
G_{12}	G_{12}	G_1	C	B	A	\bar{Y}_1	\bar{Y}_6	\bar{Y}_5	\bar{Y}_4	\bar{Y}_3	\bar{Y}_2	\bar{Y}_1	\bar{Y}_0
1	x	x	x	x	x	1	1	1	1	1	1	1	1
x	1	x	x	x	x	1	1	1	1	1	1	1	1
x	x	0	x	x	x	1	1	1	1	1	1	1	1
0	0	1	0	0	0	1	1	1	1	1	1	1	0
0	0	1	0	0	0	1	1	1	1	1	1	1	0
0	0	1	0	1	0	1	1	1	1	1	1	0	1
0	0	1	0	1	1	1	1	1	1	1	1	0	1
0	0	1	1	0	0	1	1	1	1	1	1	1	1
0	0	1	1	0	1	1	1	1	1	1	1	1	1
0	0	1	1	1	0	1	1	1	1	1	1	1	1
0	0	1	1	1	0	1	1	1	1	1	1	1	1
0	0	1	1	1	1	1	1	1	1	1	1	1	1


Realization of Multiple output function using Binary Decoders

For Active high output :-

Sop function implementation

When decoder output is active high, it generates minterms (product terms) for input variables i.e. it makes selected output logic 1. In such case to implement Sop function we have to take sum of selected product terms generated by decoder. This can be implemented by ORing the selected decoder outputs, as shown in the fig 5.62. The fig 5.62 shows the implementation of function $f = \sum M(1, 2, 3, 7)$ using 3:8 decoder with active high outputs.


0 - Low - off state
1 - high - on



Single output function implementation using decoder and gate

POS Function Implementation

The implementation of a function $f = \prod M(1, 3, 5, 7)$ using 3:8 decoder with active high outputs.




Implementation of pos function using decoders

for Active low Output

= POS function implementation

The implementation of function $f = \prod M(1, 3, 5, 7)$ using 3:8 decoder with active low outputs

Bubbled AND




Implementation of pos function using decoders

Sop function implementation

the implementation of function $f = \sum m(1, 2, 5, 7)$ using 3:8 decoder with active low outputs


Bubbled NAND Gate



Implementation of sop function using decoder

Ex :- Implement following multiple output function using 74LS138 and external gates. $F_1(A, B, C) = \sum m(1, 4, 5, 7)$; $F_2(E, B, C) = \sum m(2, 3, 6, 7)$

74138 {Active
74LS138 } Low




Active high - SOP - OR
POS - NOR

Active low - SOP - NAND
POS - AND

Encoder ($2^n q/p - n o/p$)

→ The Encoder qt consists of 2^n inputs and n outputs

Block diagram:



Ex 4


Octal - Binary Encoder

truth-table:

→ The truth table of octal to binary converter

Inputs								Outputs		
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	1	0	0	1	0
0	0	0	0	0	0	0	1	0	1	0
0	0	0	0	0	0	0	0	1	0	1
0	0	0	0	0	0	0	0	0	1	1

$A = D_4 + D_5 + D_6 + D_7$
 $B = D_2 + D_3 + D_6 + D_7$
 $C = D_1 + D_3 + D_5 + D_7$



Priority Encoders:

A priority encoder is an encoder circuit that includes the priority function. In priority encoder, if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.


truth

table:

Inputs				outputs			
D ₀	D ₁	D ₂	D ₃	A	B	V	
0	0	0	0	x	x	0	
1	0	0	0	0	0	1	
x	1	0	0	0	1	1	
x	x	1	0	1	0	1	
x	x	x	1	1	1	1	

Valid indicator

four variable k-map - V



$$\begin{array}{l} G_{11} \\ \hline D_0 D_1 D_2 D_3 \\ \hline 0 0 1 1 \\ 0 0 1 0 \\ 0 1 1 1 \\ 0 1 1 0 \\ 1 1 1 1 \\ 1 1 1 0 \\ 1 0 1 1 \\ 1 0 1 0 \end{array}$$

$$\begin{array}{l} G_{12} \\ \hline D_0 D_1 D_2 D_3 \\ \hline 0 0 0 1 \\ 0 0 1 1 \\ 0 1 0 1 \\ 0 1 1 1 \\ 1 1 0 1 \\ 1 1 1 1 \\ 1 0 1 1 \\ 1 0 1 0 \end{array}$$

$$\begin{array}{l} G_{13} \\ \hline D_0 D_1 D_2 D_3 \\ \hline 0 1 0 0 \\ 0 1 0 1 \\ 0 1 1 1 \\ 0 1 1 0 \\ 1 1 0 0 \\ 1 1 0 1 \\ 1 0 0 1 \\ 1 0 1 0 \end{array}$$

$$\begin{array}{l} G_{14} \\ \hline D_0 D_1 D_2 D_3 \\ \hline 1 1 0 0 \\ 1 1 0 1 \\ 1 1 1 1 \\ 1 1 1 0 \\ 1 0 0 0 \\ 1 0 0 1 \\ 1 0 1 1 \\ 1 0 1 0 \end{array}$$

$$\begin{array}{l} D_2 \\ \hline D_3 \\ \hline 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \end{array}$$


$$\begin{array}{l} D_3 \\ \hline D_2 \\ \hline 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \end{array}$$

$$\begin{array}{l} D_2 \\ \hline D_1 \\ \hline 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \end{array}$$

$$\begin{array}{l} D_1 \\ \hline D_0 \\ \hline 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 \end{array}$$


$$\sqrt{=} D_0 + D_1 + D_2 + D_3$$

k-map for "A"



$$A = D_2 + D_3$$


χ -map for "B"



$$B = D_3 + \overline{D_1} D_2$$

<u>G₁</u>	<u>G₂</u>	<u>G₃</u>	<u>X X X 1 0</u>
D ₀	B ₁	D ₂ D ₃	D ₀ B ₁ , B ₂ D ₃
0 0 1	0 0 0 1	0 0 1 1	0 0 1 0
0 0 1 0	0 0 1 1	0 1 0 1	0 1 1 0
0 1 1 1	0 1 0 1	1 0 1 0	1 1 1 0
0 1 1 0	1 1 0 1	1 0 0 1	0 0 0 1
1 1 1 1	1 1 1 1	0 0 0 1	1 1 1 1
1 1 1 0	1 1 1 1	0 1 0 1	0 1 0 1
1 0 1 1	1 0 0 1	0 1 1 1	1 0 1 1
1 0 1 0	1 0 1 1	1 0 0 1	1 0 1 1
<u>-----</u>	<u>D₂</u>	<u>D₃</u>	<u>-----</u>

G_1	G_2	\oplus
$D_0 D_1 D_2 D_3$	$D_0 D_1 D_2 D_3$	$x \ x \ x \ x$
$0 \ 0 \ 0 \ 1$	$0 \ 1 \ 0 \ 0$	$0 \ 0 \ 0 \ 1$
$0 \ 0 \ 1 \ 1$	$0 \ 1 \ 0 \ 1$	$0 \ 0 \ 1 \ 0$
$0 \ 1 \ 0 \ 1$	$1 \ 1 \ 0 \ 0$	$1 \ 0 \ 0 \ 1$
$0 \ 1 \ 1 \ 1$	$1 \ 1 \ 0 \ 1$	$1 \ 1 \ 1 \ 0$
$1 \ 1 \ 0 \ 1$		$D_1 \bar{D}_2$
$1 \ 1 \ 1 \ 1$		
$1 \ 0 \ 0 \ 1$		
$1 \ 0 \ 1 \ 1$		




$$A = D_2 + D_3$$

$$= D_3 + D_1 \overline{D_2}$$

Multiplexers (2^n inputs - n selection lines \rightarrow 1 output)


Multiplexer is a digital switch. It allows digital information from several sources to be routed onto a single output line. It consists of 2^n input lines and n selection lines and only one output.



Analog selector switch

4 to 1 line multiplexer


Logic symbol:



function table:

S_1	S_0	y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3


Logic diagram:



Implementation of combinational logic using MUX

Ex: Implement the following Boolean function using 8:1 multiplexer

$$F(A, B, C) = \sum m(1, 3, 5, 6)$$



Boolean function implementation using MUX


Ex: Implement the following Boolean function 4:1 multiplexer

$$F(A, B, C) = \sum m(1, 3, 5, 6)$$

truth table

minterm	A	B	C	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

Multiplexer Implementation




Implementation table
 $F = \sum m(1, 3, 5, 6)$

	D_0	D_1	D_2	D_3
$A=0$	1	0	1	0
$A=1$	4	5	6	7
	0	1	A	\bar{A}


Case 2

	C	\bar{C}
C	0	1
C	2	3
C	4	5
\bar{C}	6	7




Ex: Implement the following Boolean function using 8:1 Mux. $F(P, Q, R, S) = \sum m(0, 1, 3, 4, 8, 9, 15)$

	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
\bar{P}	0	1	0	1	0	1	0	1
P	8	9	10	11	12	13	14	15



D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15

Implementation table




Multiplexer Implementation

* Implement the following Boolean function using 8:1 multiplexer
 $F(A, B, C, D) = \prod M(0, 3, 8, 5, 9, 10, 12, 14)$

Here, instead of minterms, maxterms are specified
 Thus, we have to circle maxterms which are not included
 in the Boolean function shown below

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	
\bar{A}	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15




Q: Implement the following Boolean function with 8:1 Multiplexer

$$F(A, B, C, D) = \sum m(0, 2, 6, 10, 11, 12, 13) + d(3, 8, 14)$$

Sol:

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
A	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15


Here don't care's are treated as 18.



Demultiplexer (1 input - n selection lines - 2ⁿ outputs)

1 : 4 Demux

= logic symbol:




Enable (0) - Inputs are Don't care
outputs are zero

truth table:

Enable	S_1	S_0	D_{in}	y_0	y_1	y_2	y_3
0	x	x	x	0	0	0	0
1	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	0	0	0	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	0
1	1	1	0	0	0	0	0
1	1	1	1	0	0	0	1

1:4 demultiplexer

Logic diagram



Ex: Implement the full subtractor by using demultiplexor

Sol:

A	B	C	D Difference	B Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	0	0	0
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


A	B	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

truth table of full subtractor

$$D = \sum m(1, 2, 4, 7)$$

$$B = \sum m(1, 2, 3, 7)$$

With D as input 1, demultiplexer gives minterms at the output. So by logically ORing required minterms we can implement Boolean functions for full subtractor.



Full subtractor using 1:8 demultiplexer

HDL programming or (Hardware description language)

Ex: write the HDL description of AND gate

```
Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

Entity andgate 98

```
Port (a,b : in STD_LOGIC;
      c : out STD_LOGIC);
```

end andgate;


architecture Behavioral of andgate 98

begin

c<=a and b;

end Behavioral;

Output:



Ex: write the HDL description of 8:1 Multiplexer

```
Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

Entity MUX 98

```
Port (a : in STD_LOGIC_VECTOR (7 downto 0);
      s : in STD_LOGIC_VECTOR (2 downto 0);
      v : out STD_LOGIC);
```

End MUX;

Architecture Behavioral of MUX 98

```
begin
    v <= a(0) when s = "000" else
    ac(1) when s = "001" else
```

ac2) when $s = "010"$ else
ac3) when $s = "011"$ else
ac4) when $s = "100"$ else
ac5) when $s = "101"$ else
ac6) when $s = "110"$ else
ac7) when $s = "111"$;

end Behavioral;

Output:

