2) 4-bit adder with pipeline registers

```
22
238
        module ripple_adder_4bit(
24
           input [3:0]A,
25
           input [3:0]8,
25
           input cin,
           input clk,
28
           input 1st,
25
           output [3:0] S,
35
           output cout
31
32
            wire cl, cl, c2, c3;
           rippleadder RA1 (.A(A(V)),.B(B(V)),.cin(cin),.clk(clk),.rst(rst),.B(S(V)),.cost(cV));
31
           rippleadder RA2 (.A(A[1]),.8(B[1]),.cin(c0),.clk(clk),.zst(zst),.3(3[1]),.cout(c1));
35
           rippleadder RA3 (.A[A[2]),.B[B[2]),.clk(clk),.rst(rst),.cin(cl),.3[S[2]),.cout(c2));
36
           rippleadder RA4 (.A(A[3]),.B(B[3]),.clk(clk),.rst[rst),.cin(c2),.S[3[3]),.cout(c3));
37
33 0
        assign cout = c3;
39台
        endandale
```

rippleadder.v

C:/Users/Bhanuprakash/4bitrippleadder/4bitrippleadder.srcs/sources_1/new/rippleadder.v

```
■ ← → X □ ■ × // ■ 0
Q
        Revision:
     // Revision 0.01 - File Created
17
     // Additional Comments:
1.0
1.9
20 🖮 TTERTILETTERTILETTERTILETTERTILETTERTILETTERTILETTERTILETTERTILETTERTILETTERTILETTERTILETTERTILETTERTILET
21
22
23 🕞 module rippleadder (
24
      input A,
25
         input B,
        input cin,
input clk,
26
27
20
         input rat,
         output reg 8,
29
30
         output reg cout
31
         ) 1
32
         wire S_f, cout_f;
33
         reg A_r, B_r, cin_r;
        FA1 RA (.A(A_r),.B(B_r),.cin(cin_r),.S(S_f),.cout(cout_f));
34
3.5
366
         always @ (posedge clk, posedge rst)
37 🖨
          begin
38 6
          if (rst)
39 (3)
             begin
40
               A_r <= 1'b0;
41
               B_r <= 1'b0;
42
               cin_r <=1'b0;
43
               a<=0;
44
              cout<=0;
45 🖨
              end
           mlsm
4.6
47 6
             begin
4.8
               A_r <= A;
                B_r <= B;
4.9
               cin_r <= cin;
50
51
               s<=s_f;
52
53 @
54 0
55 🖨
     endmodule
56
```











