

Follow the below steps in order to do the simulation:

- a) Simulation steps for the Pre-defined urng\_seed.
- b) Simulation steps for the custom urng\_seed.
- a) Simulation steps for the Pre-defined urng\_seed:
  - i) Copy all the highlighted files into the MATLAB directory. It gives 'x0.txt' & 'x1.txt'.





## Result follows as



Copy the above 'x0.txt' & 'x1.txt' into the  $Verilog\ Noise\ generator\ Project.$ 

ii) Copy the below highlighted files into the **Modelsim** directory.





Ŀ

Open


Cancel


•

•

After copying the project, simulate the **top\_level\_test** module.


## Uncheck the **Enable optimization** option.








Wait for the **Finish Vsim** popup, and check the 'No' option.




Highlighted files in the below picture are the output files of the **Verilog\_Noise\_generator**.



> level tb sv unit/scoreboard::run at C:/modeltech64 10.4b/examples/top level tb.sv line 255


This is the format of the 'checker\_log.txt'.

For those **unmatched** samples the LSB bits not matched, this is because of various conversions between floating to binary and binary to floating conversions in the MATLAB.




b) Simulation steps for the **custom urng\_seed**.

© 2016 GitHub, Inc. Terms Privacy Security Status Help



Contact GitHub API Training Shop Blog About

Before running simulation on the above project **change** the **seed** values in **'test\_ben\_taus\_gen.sv'** & **'top\_level\_tb.sv'** 



The seed values in the above boxes are **pre-defined**.

Change them to the  ${\color{blue} {\bf custom}}$  values.

ii) Follow the steps in the 'Simulation steps for the Pre-defined urng\_seed' part.