

# Dannana Bharath Kumar

✉ bharath.dannana380@gmail.com ☎ 7995398266

📍 D-No-24-15-10B,Bavajipeta,Vijayawada,Andhra Pradesh,520003

in [www.linkedin.com/in/bharath-kumar-dannana-a38a71168](https://www.linkedin.com/in/bharath-kumar-dannana-a38a71168)



## CAREER OBJECTIVE

To enhance my professional skills, capabilities and knowledge in Semiconductor industry to become an efficient Design verification engineer and to work in an organization where i can continue learning and perfecting my skills.

## PROFESSIONAL EXPERIENCE

**System Engineer,Infosys Ltd.** Nov 2022 – Present  
Hyderabad, India

**System Engineer Trainee,Infosys Ltd.** Jul 2022 – Nov 2022  
Mysore, India

## PROFESSIONAL TRAINING

**Maven Silicon VLSI Training Institute, Trainee** Jun 2022 – Present  
Learning Skills for Design verification Engineer roles in VLSI Domain by doing projects and to get placed in semiconductor based company

**NXT Wave,CCBP, Trainee** Oct 2021 – Oct 2022  
Trained in Python and in some basic web development essentials like HTML,CSS,Bootstrap

## EDUCATION

**Bachelor of Technology in Electronics and Communication Engineering,** Jun 2018 – May 2022  
Rajiv Gandhi university of knowledge Technologies,IIIT Srikakulam

**Pre-University course(M.P.C),** Aug 2016 – Apr 2018  
Rajiv Gandhi University of knowledge Technologies,IIIT Srikakulam

**Secondary Education, A.K.T.P.M.C.High School** Jun 2015 – Apr 2016  
vijayawada

## SKILLS

Digital Electronics	● ● ● ● ●	System Verilog(*)	● ● ● ● ●
Verilog	● ● ● ● ●	SVA(*)	● ● ● ● ●
UVM(*)	● ● ● ● ●	Linux	● ● ● ● ●
Python	● ● ● ● ●	Java	● ● ● ● ●

## TOOLS

- Xilinx
- Quartus Prime
- Modelsim
- NI Multisim
- Matlab
- Linux

## PROJECTS

---

### Router 1x3 Design and verification :

Sep 2022

HDL : Verilog  
HVL : System Verilog  
TB Methodology : UVM  
EDA Tools: Questasim and ISE

The router accepts data packets on a single 8-bit port and routes them to one of the three output channels - channel0,channel1,channel2.

#### Responsibilities :

- Architected the block level structure for the design
- Implemented RTL using Verilog HDL
- Architected the class-based verification environment using system Verilog
- Verified the RTL model using system verilog
- Generated functional and code coverage for the RTL Verification
- Synthesized the design

### Smart Security Surveillance :

Oct 2021 – Feb 2022

- It is a project that is based on the computer vision and Machine learning Algorithms.
- It is a system which we place at the entrance of apartments or buildings to monitor the people and vehicles entering into that apartment.
- Here we detect the vehicle by using object detection and extract the Number plate and store the number using the Number plate detection and optical character Recognition
- We detect the people using the face detection technique and save the features.
- We can use these saved details when we need for security purposes.

## AWARDS AND ACHIEVEMENTS

---

- Qualified GATE -2022 in Electronics and Communication Engineering
- Consecutive 4 Star of the Month in Maven Training

## LANGUAGES

---

- English
- Telugu
- Hindi

## PERSONALITY

---

- Adaptive
- Attention to Detail
- Team Work
- Organized

## HOBBIES

---

- Watching Movies
- Travelling

## DECLARATION

---

I here by declare that the above mentioned information is correct to the best of my knowledge and I bear the responsibility for the correctness of the same.

---

**Bharath kumar Dannana**

Date :  
Place : Vijayawada