
Bharamu S K

■ bharamuk.1js15ec403@gmail.com



in linkedin.com/in/bharamu-kareppanavar-11b0b4146

• Kengeri Bangalore 560060



I graduated from J.S.S.A.T.E, Bengaluru. Experienced in Embedded Software Engineering and trained in Blended Advanced Design and Verification in Maven Silicon. Passionate about technology and coding.

Professional Experience

Senior Embedded Engineer, M.S Technology Bangalore

07/2019 - 12/2022

Provides solutions and innovation for Energy Management and communication.

Bangalore, India

Achievements/Tasks:

- To Design, Develop, Implement and test the Embedded Software and Hardware.
- Strong knowledge of communication protocol UART, I2C, RS232, RS485, SPI
- Designed and developed the electronic zig for testing of PCB.
- Tool Expertise: Atollic | Arduino | ESP-IDF | Code Compos Studio | Altium | Ki cad | Or Cad
- Implementation of TCP/IP, MQTT protocols in devices
- Generating reports, technical manuals, and software development documentation.
- Designing a PCB

PROFESSIONAL TRAINING

05/2022 - present

Maven Silicon Bangalore

Embedded Systems Trainee,

09/2018 - 05/2019

Cranes varsity a Training Division of Cranes Software International Ltd Bangalore

Education

Electronics and Communication Engineering.

07/2015 - 06/2018

J.S.S. Academy of Technical Education Bangalore

Diploma in Electronics and Communication Engineering

07/2012 - 05/2015

B.V.V.S Polytechnic Bagalkot

Secondary Education

04/2012

S.S.S.B.V.V.S Hi-School Halingali



Digital Electronics | Verilog | System Verilog | SVA | UVM | OOPS Concept | STA | Perl | Embedded C.

€ TOOLS

Questasim | Modelsim | Quartus Prime | EDA Playground | Linux.

	Proj	ects
--	------	------

Router 1x3 Design and verification:

The router accepts data packets on a single 8-bit port and routes them to one of the three output channels - channel0, channel1, and channel2.

Responsibilities:

- Architected the block-level structure for the design.
- Implemented RTL using Verilog HDL
- Verified the RTL model using the system Verilog
- Synthesized the design

Energy Meter Reading Using Wi-Fi and BLE:

Designed and developed an end node to communicate with the meter using UART and then send the data to the gateway through Wi-Fi or BLE. Gateway uses 4G/2G module to communicate with head end system

RDPR, (Rural Development Program):

Built an End-node used for communication and control the water tank level, valve control,3 Phase motor Starter startup control, and gateway for communicating with the Server.

GAS and Water Meter:

In this project, we collected gas and water meter data using an LC sensor or REED switch. and send data using RS485

Smart Lock Dual Authentication:

The project aims to enhance system security. We used RFID to unlock the system and 4 Digit Password for the next step authentication

Automatic Speed Controller using relay and magnetic sensors:

The objective of the project was to control vehicle speed in schools and hospital premises.

PCB designs:

- Designed END Node, IR Probe, 4G/3G/2G Wi-Fi Gateway
- Designed 4:1 serial communication with an Energy meter.
- Designed Single Phase EV Charger for bikes.
- Designed Lora Node for Energy Meter Reading.
- Designed 3'Inch Thermal Printer for Energy Meter Bill Generation.

⊕ Languages				
- Kannada	- English	- Hindi	- Telugu	
髭 HOBBIES				

Playing Cricket | Kabaddi | Travelling | Watching Movies



I, hereby declare that the information furnished above is correct to the best of my knowledge.

Rharamu S K

Bharamu S K
Bangalore