1

Assignment 1

AVVARU BHARAT

Abstract—This document shows how to draw logic gates.

Download all latex-tikz codes from

https://github.com/Bharat437/EE5803-FPGA-LAB/tree/main/Assignment-1

1 Problem

Draw the Logic Circuit for the following Boolean Expression:

$$(\mathbf{X}^{'} + \mathbf{Y}) \cdot \mathbf{Z} + \mathbf{W}'$$

2 Explanation




Fig. 1: Logic circuit for (X' + Y).Z + W'