

# Assignment 1

AVVARU BHARAT

Download all latex-tikz codes from

<https://github.com/Bharat437/EE5803-FPGA-LAB/tree/main/Assignment-1>

## 1 Problem

Draw the Logic Circuit for the following Boolean Expression:

$$(X' + Y).Z + W'$$

## 2 Explanation

First we will simplify the given Boolean expression as below, so that NAND or NOR logic gates are used for designing logic circuit.

Using De Morgan's Law

$$\begin{aligned}(\bar{X} + Y).Z + \bar{W} &= (\bar{X} + \bar{\bar{Y}}).Z + \bar{W} \\&= \bar{X}.\bar{\bar{Y}}.Z + \bar{W} \\&= \left(\overline{\overline{\bar{X}.\bar{\bar{Y}}.Z}}\right) + \bar{W}\end{aligned}\tag{2.0.1}$$

$$\Rightarrow (\bar{X} + Y).Z + \bar{W} = \overline{\overline{\bar{X}.\bar{\bar{Y}}.Z}}.W\tag{2.0.2}$$

Now we will draw logic circuit according to the above simplified expression.




Figure 1: Logic circuit using NAND gate

X	Y	Z	W	Output
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

Table 1: Truth table of above Logic circuit