Hardware Implementation

Soma Chandra lahari

May 2025

1. Introduction

In this report, I describe the hardware implementation of two basic Verilog modules using the Spartan-7 FPGA: a binary counter and a 7-segment display driver. Each module was written, simulated, synthesized, and tested independently. This allowed for better understanding of modular hardware design and real-time FPGA implementation.

2. Tools/Requirements

2.1 Xilinx Vivado

To simulate and synthesize the design, I used Xilinx Vivado, a comprehensive tool suite for FPGA development. Vivado supports Verilog and VHDL-based design and offers tools for simulation, synthesis, implementation, and bitstream generation.

2.2 Spartan-7 FPGA Board

The Spartan-7 FPGA is an affordable and efficient entry-level development board suitable for learning and prototyping. It is built on the Xilinx 7-series architecture and offers a robust set of I/O, making it well-suited for simple digital design applications like counters and display interfaces.

3. Project Overview

The implementation involved two separate Verilog modules:

1. A binary counter that increments with a clock pulse and can be observed via LEDs or internal signal

monitoring.

2. A 7-segment display driver module that decodes binary inputs into corresponding 7-segment outputs to display hexadecimal digits.

4. Steps Followed

Step 1: Verilog Design

Wrote separate Verilog code for the binary counter and the 7-segment decoder. Each module was tested independently with its own testbench.

Step 2: Simulation

Performed behavioral simulation using Vivado. Verified functionality of both modules by comparing simulated outputs with expected values.

Step 3: RTL Analysis and Constraints

Generated the RTL schematic to understand design structure. Assigned FPGA pins using the .xdc constraint file. Ensured proper mapping of counter outputs to LEDs and 7-segment segments to the board's display pins.

Step 4: Synthesis and Implementation

Synthesized and implemented each module independently. Checked timing and logic utilization reports to ensure resource efficiency.

Step 5: Bitstream Generation

Generated bitstreams (.bit files) for both modules. Prepared the Spartan-7 board for hardware testing.

Step 6: Programming and Testing

Programmed the Spartan-7 board with each bitstream file. Used push-buttons for input and LEDs/7-segment display for observing output. Verified correct functionality in real-time.

5. Observations

- The binary counter correctly counted upward with each clock cycle and reflected output on LEDs.
- The 7-segment decoder accurately displayed digits 0 to F based on input binary values.
- Both modules worked independently as expected on the Spartan-7 board.

6. What I Learned

- 1. Writing modular Verilog code for reusable components.
- 2. Creating testbenches and running simulations in Vivado.
- 3. Mapping physical pins using .xdc constraints and I/O planning.
- 4. Synthesizing, implementing, and generating bitstreams for Spartan-7 FPGA.
- 5. Testing hardware modules independently using onboard peripherals.

7. Demonstration

This includes views of input switches, LEDs displaying counter values, and 7-segment output during active operation.


Binary counter

https://drive.google.com/file/d/17LiiU 9BcSSTLvMTrNEPu ebCzjjF2LT/view?usp=sharing


7-segment decoder

https://drive.google.com/file/d/1rB4GO0461OQeo1QvmIs4Nf26TvZ0iR2m/view?usp=sharing

Binary counter code



RTL analysis schematic



7-segment decoder code

```
× segment.v
Project Summary
C:/Users/lahar/7segment/7segment.srcs/sources_1/new/segment.v
     3  module segment(w,x,y,z,a,b,c,d,e,f,g, dp,an);
     input w,x,y,z;
     output a,b,c,d,e,f,g;
     output wire dp;
     output wire [7:0]an;
     assign an=8'b11111110;
     assign dp=1;
     assign a=~(y|w|(x&z)|(~x&~z));
         assign b=\sim(\sim x \mid (\sim y\&\sim z) \mid (y\&z));
         assign c=\sim(\sim y|z|x);
         assign d=~(w|(y&~z|(~x&y)|(~z&~x)|(x&z&~y)));
         assign e=\sim((\sim z\&\sim x)\mid (y\&\sim z));
         assign f=~(w|(x&~y)|(~z&x)|(~y&~z));
16
         assign g=\sim(w|(y\&\sim z)|(x\&\sim y)|(\sim x\&y));
17
18 🖒 endmodule
19
```

RTL analysis schematic

