



Sequential Circuit

Block diagram of SC



→ SR flip flop

→ JK flip flop

→ D flip flop

→ T flip flop

Sequential Cpts


→

CC with memory.

SR flip flop


→
NAND gates

FF



Block diagram

Circuit diagram



clock
 \overline{F} Inputs
 S R

Outputs

Q_{n+1}

$\overline{Q_{n+1}}$

Q_n

$\overline{Q_n}$

No change

0

1

Reset

1

0

Set

1

1

Indeterminate

1

0

0

1

0

1

1

1

0


1

1

1

D-flip flop

Circuit diagram



if $D = 0 \rightarrow$

clock

D

Q_n

Q_{n+1}

$$Q_{n+1} = \overline{1 \cdot Q_n} = Q_n = 0$$

1

0

X

0 \rightarrow Reset

$$\overline{Q_{n+1}} = \overline{0 \cdot Q_n} = \textcircled{1}$$

1

1

X


1 \rightarrow Set

if $D = 1 \rightarrow$

$$Q_{n+1} = \overline{0 \cdot Q_n} = 1$$

$$\overline{Q_{n+1}} = \overline{1 \cdot Q_n} = 0$$


J-K flip flop



check = 1

J	K	Present state Q_n	Next state Q_{n+1}	$\overline{Q_{n+1}}$	
0	0	X	Q_n	$\overline{Q_n}$	
0	1	X	0	1	→ Reset
1	0	X	1	0	→ Set
1	1	X	$\overline{Q_n}$	Q_n	→ toggle state

T flip flop or toggle flip flop



Σ T

Pre S
 Q_n

Next state
 Q_{n+1}

1

0

X

 $Q_n \rightarrow \text{no change}$

1

1

X

 $1 \rightarrow \text{toggle}$

if $T = 0$

$$Q_{n+1} = \overline{1 \cdot Q_n} = Q_n$$

$$Q_{n+1} = \overline{1 \cdot Q_n} = \overline{Q_n}$$

if $T = 1$

$$Q_{n+1} = 1$$

$$\overline{Q_{n+1}} = 0$$