


# CSCE 5610 Computer System Architecture

### Virtual Memory

## Fault Example: Page Fault

- User writes to memory location
- That portion (page) of user's memory is currently on disk


```
int a[1000];
main ()
{
    a[500] = 13;
}
```



- Page handler must load page into physical memory
- Returns to faulting instruction
- Successful on second try


## Handling Page Fault

Page miss causes page fault (an exception)




### Handling Page Fault

- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)




### Handling Page Fault

- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)



### Handling Page Fault


- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)
- Offending instruction is restarted: page hit!



### VM as a Tool for Memory Management

#### Key idea: each process has its own virtual address space

- It can view memory as a simple linear array
- Mapping function scakers addresses through physical memory
  - Well chosen mappings simplify memory allocation and management




## VM as a Tool for Memory Management

### **Memory allocation**


- Each virtual page can be mapped to any physical page
- A virtual page can be stored in different physical pages at different times

#### Sharing code and data among processes

■ Map virtual pages to the same physical page (here: PP 6)




### Address Translation: Page Hit



- 1) Processor sends virtual address to MMU
- 2–3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to cache/memory
- 5) Cache/memory sends data word to processor

## Address Translation: Page Fault



- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim (and, if dirty, pages it out to disk)
- 6) Handler pages in new page and updates PTE in memory
- 7) Handler returns to original process, restarting faulting instruction

### Hmm... Translation sounds slow!

■ What can we do?

### TLB Hit


# Page table entries (PTEs) are cached in L1 like any other memory word

- PTEs may be evicted by other data references
- PTE hit still requires a 1-cycle delay

#### Solution: Translation Lookaside Buffer (TLB)


- Small hardware cache in MMU
- Maps virtual page numbers to physical page numbers
- Contains complete page table entries for small number of pages

## Hmm... Translation sounds slow!



A TLB hit eliminates a memory access

### TLB Miss




### A TLB miss incurs an add'l memory access (the PTE)

Fortunately, TLB misses are rare

## Simple Memory System Example

### Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



### Simple Memory System Page Table

Only show first 16 entries (out of 256)


VPN	PPN	Valid
00	28	1
01	-	0
02	33	1
03	02	1
04	-	0
05	16	1
06	-	0
07	_	0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
0B	_	0
0C	_	0
0D	2D	1
0E	11	1
OF	0D	1

## Simple Memory System TLB

#### 16 entries

### 4-way associative




Set	Tag	PPN	Valid									
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	-	0
2	02	-	0	08	-	0	06	-	0	03	-	0
3	07	_	0	03	0D	1	0A	34	1	02	-	0

## Simple Memory System Cache

16 lines, 4-byte block size, word size of 4-byte Physically addressed

### **Direct mapped**



ldx	Tag	Valid	B0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	-	ı	1	1
2	1B	1	00	02	04	08
3	36	0	-	ı	ı	ı
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	. 1	_	_
7	16	1	11	C2	DF	03

ldx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	-	_	-	-
Α	2D	1	93	15	DA	3B
В	0B	0	-	_	_	-
С	12	0	-	-	-	-
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	-	-	-	-

### Current state of caches/tables

#### **TLB**

Set	Tag	PPN	Valid									
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	-	0
2	02	-	0	08	-	0	06	-	0	03	-	0
3	07	-	0	03	0D	1	0A	34	1	02	-	0

VPN	PPN	Valid	VPN	PPN	Valid
00	28	1	08	13	1
01	-	0	09	17	1
02	33	1	0A	09	1
03	02	1	0B	-	0
04	-	0	OC	-	0
05	16	1	0D	2D	1
06	-	0	0E	11	1
07	-	0	OF	0D	1

Page table


#### Cache

ldx	Tag	Valid	B0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	-	-	-	-
2	1B	1	00	02	04	08
3	36	0	-	-	-	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	-	-	-	-
7	16	1	11	C2	DF	03


ldx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	_	-	-	-
Α	2D	1	93	15	DA	3B
В	0B	0	-	-	-	-
С	12	0	-	-	-	-
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	-	-	-	-

## Address Translation Example #1

#### Virtual Address: 0x03D4




### **Physical Address**




### Address Translation Example #2

#### Virtual Address: 0x0B8F




#### **Physical Address**



## Address Translation Example #3

#### Virtual Address: 0x0020



#### **Physical Address**

