#### ? NAND Cell:

- A NAND cell is the smallest storage unit in NAND flash memory.
- It stores individual bits of data (either 0 or 1), depending on the charge in the floating gate of the cell.
- Modern NAND cells can store more than one bit per cell:
  - o SLC (Single-Level Cell): 1 bit per cell.
  - o MLC (Multi-Level Cell): 2 bits per cell.
  - o TLC (Triple-Level Cell): 3 bits per cell.
  - o QLC (Quad-Level Cell): 4 bits per cell.

### Page:

- A page is a collection of NAND cells grouped together.
- A page is the smallest unit that can be read from or written to in NAND flash memory.
- Typically, a page size is **16KB** or **18KB** (16KB for user data and 2KB for spare area), but this can vary depending on the SSD.
- Each page in modern NAND can contain multiple **bits per cell** (based on whether the NAND is SLC, MLC, TLC, or QLC).

# Analogy:


- Think of a **NAND cell** as a single brick.
- A page is like a row of bricks.
- A **block** is a full wall made up of several rows of bricks.
- ② A **Word Line** is a horizontal wire or connection in the memory array that connects all the memory cells (transistors) in a single row. Each row of cells is part of a memory block, and each cell in that row can be accessed when the Word Line is activated.
- Purpose: The main purpose of the Word Line is to select a specific row (or layer) of memory cells in the NAND array during a read, write, or erase operation.

#### Physical vs. Logical:

- **Word Line**: Refers to the **physical connection** that activates a row of cells in the NAND flash memory.
- Page: Refers to the logical unit of data that can be accessed, consisting of data bits from all the memory cells along the word line.

### Analogy:

- **Word Line**: Think of it as a **switch** that turns on all the lights on one floor of a building.
- Page: Is the content (light) on that floor. Once the switch (word line) is flipped, you can see all the lights on that floor (the data in the page) at once.



### **Concept of Extra Latency:**

• **Extra latency** refers to the performance delay experienced when blocks with varying performance characteristics are grouped together in a superblock. This delay arises because the time taken for operations (such as programming and erasing) is affected by the slowest block in the group.

### **Key Components of Figure 4:**

# 1. Superblock:

 The superblock is a collection of multiple flash memory blocks that allows for efficient data access. However, if these blocks have different latencies, the performance suffers.

### 2. Erasing Latency:

- Erase Latency (BLK ERS): This is the time it takes to erase a block of data. In Figure 4, it illustrates that blocks on different planes exhibit different erase latencies.
- For example, Block P1 (on Plane 1) has the highest erase latency, meaning it takes longer to erase compared to blocks on other planes. Conversely, Block P2 (on Plane 2) shows the lowest erase latency, indicating it can be erased more quickly.

### 3. Programming Latency:

o **Programming Latency** (WL PGM): This refers to the time required to program (write) data into the memory cells across the word lines. Figure 4 highlights that, similar to erase latency, programming latency can vary across different blocks and word lines.

### **Performance Gap:**

- The **extra latency** is quantified as the difference in latencies between the fastest and slowest performing blocks:
  - For instance, the additional erase latency is calculated as the time difference between the slowest block (P1) and the fastest block (P2).
  - This means that while some blocks are quickly ready for the next operation, others are still completing their tasks, leading to **inefficiency** in the overall operation.

# Impact of Multi-Plane (MP) Commands:

- **MP Commands**: These are commands issued to perform operations on multiple planes simultaneously. The requirement is that all blocks in a superblock and all word lines in a super word line must complete their operations before moving on.
- This constraint means that even if one block is slow, it holds up the performance of the entire superblock. Fast blocks have to wait for the slow ones to finish, causing delays.

### **Visual Interpretation:**

- Although Figure 4 is not visible here, it likely includes graphs or charts that depict:
  - The **latency times** for various blocks (e.g., how long it takes to erase each block).
  - A comparison of erase and programming latencies, showing how some blocks significantly lag behind others.
  - Visual representations (like lines or bars) indicating the performance gap, with markers highlighting the slowest and fastest blocks.

he **QSTR-MED** method can refer to a specific approach for optimizing and managing **Quality of Service (QoS)** and **Data Management** in NAND flash memory systems