KVLSI PG DIPLOMA COURSE NAME: BHAVAN KUMAR ROLL NO: KVLSI2501110 **VERILOG HDL**

Introduction

I enrolled in the KVLSI course to build industry-ready skills in digital design and VLSI system development through a structured, hands-on learning approach. In the first two phases of the course, I developed a solid foundation in digital system design and RTL implementation. Phase 1: Design of Digital Systems focused on understanding the fundamentals of digital logic, including Boolean algebra, combinational and sequential circuits, and the design of Finite State Machines (FSMs) using both Mealy and Moore models. I learned to optimize state machines, design basic data path components like adders and multiplexers, and conceptualize complete digital subsystems from specifications.

Building on that, Phase 2: RTL Implementation introduced me to Verilog HDL for writing synthesizable Register Transfer Level (RTL) code. I gained hands-on experience in modeling digital designs using Verilog constructs, structuring hierarchical modules, and implementing FSMs in code. I also learned to write simple testbenches for simulation and waveform analysis, and understood the importance of writing clean, synthesizable code using good design practices such as proper clocking and reset handling. These two phases together have equipped me with the essential skills to model and implement digital logic systems and prepared me for the next phase in functional verification.

Here I had done the document of some codes that I had written and implemented during my course.

1) Design and implement 2:1 MUX using Gate level modeling and Data flow modeling.

Expression for 2:1 MUX is Y= S'I0+SI

Data flow modeling design code

```
design.sv

// Code your design here
module mux_21(i0,i1,s,y);
input i0,i1,s;
output y;
sassign y=((~s)&i0)|(s&i1);
endmodule
```

Gate level modeling design code


```
design.sv

// Code your design here
module mux_21(i0,i1,s,y);
input i0,i1,s;
output y;
wire w1,w2,w3;
not n1(w1,s);
and a1(w2,i0,w1);
and a2(w3,i1,s);
or o1(y,w2,w3);
endmodule
```

Test bench

```
testbench.sv
          \blacksquare
   1 // Code your testbench here
   2 // or browse Examples
   3 module mux_21_test;
       reg i0,i1,s;
       wire y;
       mux_21 dut(.i0(i0),.i1(i1),.s(s),.y(y));
       initial begin
         s=1'b0;i0=1'b0;i1=1'b0;
   9 #5 s=1'b0;i0=1'b0;i1=1'b1;
  10 #5 s=1'b0;i0=1'b1;i1=1'b0;
  11 #5 s=1'b0;i0=1'b1;i1=1'b1;
  12 #5 s=1'b1;i0=1'b0;i1=1'b0;
  #5 s=1'b1;i0=1'b0;i1=1'b1;
  14 #5 s=1'b1;i0=1'b1;i1=1'b0;
  15 #5 s=1'b1;i0=1'b1;i1=1'b1;
  16
       end
  17
       initial begin
         \label{lem:monitor} $$ monitor("sim time=\%0t,i0=\%b,i1=\%b,s=\%b,y=\%b",\$time,i0,i1,s,y); $$
  18
  19
          $dumpfile("dump.vcd");
  20
         $dumpvars(0,i0,i1,s,y);
  21
       end
  22 endmodule
```

Output:



2) Design Full adder using Gate level modeling and Data flow modeling.

Expression of a Full adder for Sum is $S=A \oplus B \oplus C$ Carry is Cout=AB+BC+CA

Data flow modeling design code

```
module full_adder(a,b,c,s,cout);
input a,b,c;
output s,cout;
assign s=a^b^c;
assign cout=(a&b)|(b&c)|(c&a);
endmodule
```


Gate level modeling design code

```
module full_adder(a,b,c,s,cout);
input a,b,c;
output s,cout;
wire w1,w2,w3;
s xor x1(s,a,b,c);
and a1(w1,a,b);
and a2(w2,b,c);
and a3(w3,c,a);
or o1(cout,w1,w2,w3);
endmodule
```

Test bench

```
testbench.sv
   1 module full_adder_test;
       reg a,b,c;
       wire s,cout;
       full_adder dut(a,b,c,s,cout);
       initial begin
         a=1'b0; b=1'b0; c=1'b0;
   7 #5 a=1'b0; b=1'b0; c=1'b1;
   8 #5 a=1'b0;b=1'b1;c=1'b0;
   9 #5 a=1'b0;b=1'b1;c=1'b1;
  10 #5 a=1'b1; b=1'b0; c=1'b0;
  11 #5 a=1'b1; b=1'b0; c=1'b1;
  12 #5 a=1'b1;b=1'b1;c=1'b0;
  13 #5 a=1'b1;b=1'b1;c=1'b1;
  14 end
       initial begin
  15
         $monitor("sim time=%0t, a=%b, b=%b, c=%b, s=%b, cout=%b", $time, a, b, c, s, cout);
  16
  17
         $dumpfile("dump.vcd");
  18
         $dumpvars(0,a,b,c,s,cout);
  19
      end
  20 endmodule
```

Output:



3) Design Half adder using Gate level modeling and Data flow modeling.

Expression of Half adder for Sum is $S=A \bigoplus B$

Carry is Cout=AB

Data flow modeling design code

```
module half_adder(a,b,s,cout);
input a,b;
output s,cout;
assign s=a^b;
assign cout=a&b;
endmodule
```

Gate level modeling design code


```
design.sv
         \oplus
   1 // Code your design here
   2 module half_adder(a,b,s,cout);
   3
       input a,b;
       output s,cout;
   4
   5
       wire w1,w2;
       xor x1(s,a,b);
   6
       and a1(w1,a,b);
   8
       and a2(w2,a,b);
       or o1(cout,w1,w2);
   10 endmodule
```

Test bench

```
testbench.sv
   1 module half_adder_test;
       reg a,b;
       wire s,cout;
       half_adder dut(a,b,s,cout);
       initial begin
         a=1'b0;b=1'b0;
   7 #5 a=1'b0;b=1'b1;
   8 #5 a=1'b1;b=1'b0;
   9 #5 a=1'b1;b=1'b1;
   10
       end
       initial begin
   11
         $monitor("sim time=%0t,a=%b,b=%b,s=%b,cout=%b",$time,a,b,s,cout);
  12
         $dumpfile("dump.vcd");
   13
         $dumpvars(0,a,b,s,cout);
  14
   15
       end
   16 endmodule
```

Output:

```
<Share
               23.09-s001: Started on Apr 09, 2025 at 09:02:58 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
 xor x1(s,a,b);;
xmvlog: "W,UEXPSC (design.sv,6|16): Ignored unexpected semicolon following SystemVerilog description keyword (b).
        Top level design units:
               half adder test
Loading snapshot worklib.half_adder_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
sim time=0,a=0,b=0,s=0,cout=0
sim time=5,a=0,b=1,s=1,cout=0
sim time=10,a=1,b=0,s=1,cout=0
sim time=15, a=1, b=1, s=0, cout=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 09, 2025 at 09:02:59 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
```



4) Design Half subtractor using Gate level modeling and Data flow modeling.

Expression of Half subtractor for Difference is Diff= A\DB

Borrow is Bor= A'B

Data flow modeling design code

```
module half_subtractor(a,b,diff,bor);
input a,b;
output diff,bor;
assign diff=a^b;
assign bor=(~a)&b;
endmodule
```

Gate level modeling design code

```
module half_subtractor(a,b,diff,bor);
   input a,b;
   output diff,bor;
   wire w1;
   not n1(w1,a);
   xor x1(diff,a,b);
   and a1(bor,w1,b);
   endmodule
```

Test bench


```
\oplus
testbench.sv
   1 module hallf_subtractor;
       reg a,b;
       wire diff,borr;
       half_subtractor dut(a,b,diff,bor);
       initial begin
         a=1'b0;b=1'b0;
   7 #5 a=1'b0;b=1'b1;
   8 #5 a=1'b1;b=1'b0;
   9 #5 a=1'b1;b=1'b1;
  10
       initial begin
   11
          $monitor("sim time=%0t,a=%b,b=%b,diff=%b,bor=%b",$time,a,b,diff,bor);
$dumpfile("dump.vcd");
  12
  13
          $dumpvars(0,a,b,diff,bor);
```

Output:

```
    Log

⊀Share

TOOL: xrun 23.09-s001: Started on Apr 09, 2025 at 09:40:51 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
              hallf_subtractor
Loading snapshot worklib.hallf_subtractor:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,diff=0,bor=0
sim time=5,a=0,b=1,diff=1,bor=1
sim time=10,a=1,b=0,diff=1,bor=0
\verb|sim time=15,a=1,b=1,diff=0,bor=0|\\
xmsim: "W.RNOUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 09, 2025 at 09:40:52 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
```



5) Design Full subtractor using Gate level modeling and Data flow modeling.

Expression of Full subtractor for Difference is Diff= $A \oplus B \oplus C$ Borrow is Bor=A'B+BC+A'C

Data flow modeling design code

```
module full_subtractor(a,b,c,diff,bor);
input a,b,c;
output diff,bor;
4 assign diff=a^b^c;
sassign bor=((~a)&b)|(b&c)|(c&(~a));
endmodule
```

Gate level modeling design code

```
module full_subtractor(a,b,c,diff,bor);
input a,b,c;
output diff,bor;
wire w1,w2,w3,w4;
not n1(w1,a);
xor x1(diff,a,b,c);
and a1(w2,w1,b);
and a2(w3,b,c);
and a3(w4,c,w1);
or o1(bor,w2,w3,w4);
endmodule
```

Test bench

```
testbench.sv
    1 module full_subtractor_test;
        reg a,b,c;
        wire diff,bor;
        full_subtractor dut(a,b,c,diff,bor);
        initial begin
          a=1'b0; b=1'b0; c=1'b0;
   7 #5 a=1'b0; b=1'b0; c=1'b1;
   8 #5 a=1'b0; b=1'b1; c=1'b0;
   9 #5 a=1'b0;b=1'b1;c=1'b1;
   10 #5 a=1'b1:b=1'b0:c=1'b0:
   11 #5 a=1'b1; b=1'b0; c=1'b1;
   12 #5 a=1'b1; b=1'b1; c=1'b0;
   13 #5 a=1'b1; b=1'b1; c=1'b1;
   14
        end
        initial begin
   15
          \label{eq:continuous} $$\operatorname{sim}("sim\ time=\%0t,a=\%b,b=\%b,c=\%b,diff=\%b,bor=\%b",\$time,a,b,c,diff,bor);$$\operatorname{dumpfile}("dump.vcd");
           $dumpvars(0,a,b,c,diff,bor);
        end
   20 endmodule
```

Output:



6) Design 2bit Comparator using Gate level modeling and Data flow modeling.

Expression of 2bit Comparator for Equal is $E=(A1 \odot B1)(A0 \odot B0)$ Greater than is G=A1B1'+A0B1'B0'+A1A0B0'Less than is L=A1'B1+A0'B1B0+A1'A0'B0

Data flow modeling design code

```
module comparator_2(a1,a0,b1,b0,e,g,1);
input a1,a0,b1,b0;
output e,g,l;
assign e=(~(a1^b1))&(~(a0^b0));
assign g=(a1&(~b1))|(a1&(~b1)&(~b0))|(a1&a0&(~b0));
assign l=((~a1)&b1)|((~a0)&b1&b0)|((~a1)&(~a0)&b0);
endmodule
```

Gate level modeling design code

```
\oplus
design.sv
   1 module comparator_2(a1,a0,b1,b0,e,g,l);
       input a1, a0, b1, b0;
   2
   3
       output e,g,1;
       wire w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12;
   4
       not N1(w1,a1);
   5
       not N2(w2,a0);
   6
   7
       not N3(w3,b1);
       not N4(w4,b0);
   8
       xnor X1(w5,a1,b1);
   9
       xnor X2(w6,a0,b0);
   10
       and A1(e,w5,w6);
   11
       and A2(w7,a1,w3);
  12
       and A3(w8,a0,w3,w4);
  13
        and A4(w9,a1,a0,w4);
  14
       or 01(g,w7,w8,w9);
  15
       and A5(w10,w1,b1);
  16
        and A6(w11,w2,b1,b0);
  17
        and A7(w12,w1,w2,b0);
  18
        or 02(1,w10,w11,w12);
   19
  20 endmodule
```

Test bench


```
testbench.sv
          |+|
   1 module comparator_2_test;
       reg a1,a0,b1,b0;
       wire e,g,1;
       comparator_2 dut(a1,a0,b1,b0,e,g,l);
   5
       initial begin
          a1=1'b0; a0=1'b0; b1=1'b0; b0=1'b0;
   6
     #5
   7
         a1=1'b0; a0=1'b0; b1=1'b0; b0=1'b1;
         a1=1'b0; a0=1'b0; b1=1'b1; b0=1'b0;
   8 #5
         a1=1'b0; a0=1'b0; b1=1'b1; b0=1'b1;
   9
     #5
  10 #5 a1=1'b0; a0=1'b1; b1=1'b0; b0=1'b0;
   11 #5
         a1=1'b0; a0=1'b1; b1=1'b0; b0=1'b1;
  12 #5
          a1=1'b0; a0=1'b1; b1=1'b1; b0=1'b0;
          a1=1'b0; a0=1'b1; b1=1'b1; b0=1'b1;
  13 #5
  14 #5
         a1=1'b1; a0=1'b0; b1=1'b0; b0=1'b0;
  15 #5
         a1=1'b1; a0=1'b0; b1=1'b0; b0=1'b1;
          a1=1'b1; a0=1'b0; b1=1'b1; b0=1'b0;
  16
     #5
         a1=1'b1; a0=1'b0; b1=1'b1; b0=1'b1;
  17 #5
  18 #5
         a1=1'b1; a0=1'b1; b1=1'b0; b0=1'b0;
  19 #5
         a1=1'b1; a0=1'b1; b1=1'b0; b0=1'b1;
  20
     #5
          a1=1'b1; a0=1'b1; b1=1'b1; b0=1'b0;
  21 #5 a1=1'b1; a0=1'b1; b1=1'b1; b0=1'b1;
  22
       end
       initial begin
  23
  24
          $monitor("sim time=%0t,a1=%b,a0=%b,b1=%b,b0=%b,e=%b,g=%b,l=%b",$time,a1,a0,b1,b0,e,g,l);
          $dumpfile("dump.vcd");
  25
  26
          $dumpvars(0,comparator_2_test);
  27
       end
  28
     endmodule
  29
```

Output

```
    Log

Share

[2025-04-09 16:03:51 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
              23.09-s001: Started on Apr 09, 2025 at 12:03:51 EDT
      xrun
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               comparator_2_test
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
sim time=0,a1=0,a0=0,b1=0,b0=0,e=1,g=0,l=0
sim time=5,a1=0,a0=0,b1=0,b0=1,e=0,g=0,l=1
sim time=10,a1=0,a0=0,b1=1,b0=0,e=0,q=0,l=1
sim time=15,a1=0,a0=0,b1=1,b0=1,e=0,g=0,l=1
sim time=20,a1=0,a0=1,b1=0,b0=0,e=0,g=0,l=0
sim time=25,a1=0,a0=1,b1=0,b0=1,e=1,g=0,l=0
sim time=30,a1=0,a0=1,b1=1,b0=0,e=0,g=0,l=1
sim time=35,a1=0,a0=1,b1=1,b0=1,e=0,g=0,l=1
sim time=40,a1=1,a0=0,b1=0,b0=0,e=0,g=1,l=0
sim time=45,a1=1,a0=0,b1=0,b0=1,e=0,g=1,l=0
sim time=50,a1=1,a0=0,b1=1,b0=0,e=1,g=0,l=0
\verb|sim time=55,a1=1,a0=0,b1=1,b0=1,e=0,g=0,l=1|\\
sim time=60,a1=1,a0=1,b1=0,b0=0,e=0,g=1,l=0
sim time=65,a1=1,a0=1,b1=0,b0=1,e=0,g=1,l=0
sim time=70,a1=1,a0=1,b1=1,b0=0,e=0,g=1,l=0
sim time=75,a1=1,a0=1,b1=1,b0=1,e=1,g=0,l=0
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
               23.09-s001: Exiting on Apr 09, 2025 at 12:03:53 EDT (total: 00:00:02)
Finding VCD file...
./dump.vcd
 2025-04-09 16:03:53 UTC] Opening EPWave...
Done
```



7) Design 2 input XOR using NAND gate using Gate level modeling and Data flow modeling.

Expression of 2 input XOR is Y=A'B+AB'

Data flow modeling design code

```
module XOR_nand_2(y,a,b);
input a,b;
output y;
assign y=((~a)&b)|(a&(~b));
endmodule
```

Gate level modeling design code

```
\oplus
design.sv
      module XOR_nand_2(y,a,b);
        input a,b;
    2
    3
        output y;
    4
        wire w1,w2,w3;
        nand N1(w1,a,b);
    5
        nand N2(w2,w1,a);
        nand N3(w3,w1,b);
        nand N4(y,w2,w3);
    8
      endmodule
```


Test bench

```
\oplus
testbench.sv
   1 module XOR_nand_2_test;
       reg a,b;
       wire y;
   3
       XOR_nand_2 dut(y,a,b);
   4
       initial begin
   5
          a=1'b0; b=1'b0;
   6
   7 #5 a=1'b0;b=1'b1;
   8 #5 a=1'b1;b=1'b0;
   9 #5 a=1'b1;b=1'b1;
   10
       end
        initial begin
   11
          $monitor("sim time=%0t, a=%b, b=%b, y=%b", $time, a, b, y);
   12
          $dumpfile("dump.vcd");
   13
   14
          $dumpvars(0,a,b,y);
   15
        end
   16 endmodule
```

Output:

```
≼Share

               23.09-s001: Started on Apr 09, 2025 at 13:43:13 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
                XOR_nand_2_test
Loading snapshot worklib.XOR_nand_2_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,y=0
sim time=5.a=0.b=1.v=1
sim time=10,a=1,b=0,y=1
sim time=15,a=1,b=1,y=0
xmsim: *W.RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23
Finding VCD file...
               23.09-s001: Exiting on Apr 09, 2025 at 13:43:14 EDT (total: 00:00:01)
./dump.vcd
```



- 8) Design and implement 2:1 MUX using
 - a. NAND gate using Gate level modeling and Data flow modeling.
 - b. Tristate buffer using Gate level modeling and Data flow modeling

Expression for 2:1 MUX is Y= S'I0+SI

Data flow modeling design code

```
design.sv

1     module mux2_1nand(y,i0,i1,s);
2     input i0,i1,s;
3     output y;
4     assign y=((~s)&i0)|(s&i1);
5     endmodule
6
```


a. Gate level modeling design code using NAND gate

```
design.sv
    1 module mux2_1nand(y,i0,i1,s);
       input i0, i1, s;
   2
   3
       output y;
       wire w1,w2,w3;
   4
       nand n1(w1,s);
   5
        nand n2(w2,i0,w1);
   6
        nand n3(w3,i1,s);
   7
        nand n4(y,w2,w3);
   8
   9 endmodule
```

```
\oplus
testbench.sv
   1 module mux2_1nand_test;
      reg i0,i1,s;
      wire y;
   3
      mux2_1nand dut(y,i0,i1,s);
       initial begin
          s=1'b0;i0=1'b0;i1=1'b0;
      #5 s=1'b0;i0=1'b0;i1=1'b1;
   7
      #5 s=1'b0;i0=1'b1;i1=1'b0;
#5 s=1'b0;i0=1'b1;i1=1'b1;
   8
      #5 s=1'b1;i0=1'b0;i1=1'b0;
   10
      #5 s=1'b1;i0=1'b0;i1=1'b1;
   11
      #5 s=1'b1;i0=1'b1;i1=1'b0;
   12
      #5 s=1'b1;i0=1'b1;i1=1'b1;
  13
  14
        end
          initial begin
  15
          $monitor("sim time=%0t,i0=%b,i1=%b,s=%b,y=%b",$time,i0,i1,s,y);
   16
          $dumpfile("dump.vcd");
   17
          $dumpvars(0,i0,i1,s,y);
   18
   19
        end
   20 endmodule
```

```
[2025-04-09 18:47:06 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns'
                                                                    '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 09, 2025 at 14:47:07 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               mux2_1nand_test
Loading snapshot worklib.mux2_1nand_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
sim time=0,i0=0,i1=0,s=0,y=0
sim time=5,i0=0,i1=1,s=0,y=0
sim time=10,i0=1,i1=0,s=0,y=1
sim time=15.i0=1.i1=1.s=0.v=1
sim time=20,i0=0,i1=0,s=1,y=0
sim time=25,i0=0,i1=1,s=1,y=1
sim time=30,i0=1,i1=0,s=1,y=0
sim time=35,i0=1,i1=1,s=1,y=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
              23.09-s001: Exiting on Apr 09, 2025 at 14:47:08 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
 [2025-04-09 18:47:08 UTC] Opening EPWave...
Done
```

Output waveform



b. <u>Gate level modeling design code using tristate buffer</u>

```
design.sv

// Code your design here
module mux_tristate(y,i0,i1,s);
input i0,i1,s;
output y;
bufif0 b1(y,i0,s);
bufif1 b2(y,i1,s);
endmodule
```


```
testbench.sv

// Code your testbench here
// or browse Examples
module mux_tristate_test;
reg i0,i1,s;
wire y;
mux_tristate dut(y,i0,i1,s);
initial begin
/*s=1'b0;i0=1'b0;i1=1'b0;*/{s,i0,i1}=0;
/*s=1'b0;i0=1'b0;i1=1'b1;*/{s,i0,i1}=1;
/*s=1'b0;i0=1'b1;i1=1'b1;*/{s,i0,i1}=2;
/*s=1'b0;i0=1'b1;i1=1'b1;*/{s,i0,i1}=3;
/*s=1'b1;i0=1'b0;i1=1'b0;*/{s,i0,i1}=4;
/*s=1'b1;i0=1'b0;i1=1'b1;*/{s,i0,i1}=6;
/*s=1'b1;i0=1'b1;i1=1'b1;*/{s,i0,i1}=6;
/*s=1'b1;i0=1'b1;i1=1'b1;*/{s,i0,i1}=6;
/*s=1'b1;i0=1'b1;i1=1'b1;*/{s,i0,i1}=7;
end
initial begin
%monitor("sim time=%0t,i0=%b,i1=%b,s=%b,y=%b",$time,i0,i1,s,y);
%dumpfile("dump.vcd");
%dumpovars(1,mux_tristate_test);
end
endmodule
```

```
    Log

♣Share

[2025-04-14 11:40:48 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 14, 2025 at 07:40:48 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
              mux_tristate_test
Loading snapshot worklib.mux_tristate_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i0=0,i1=0,s=0,y=0
sim time=5,i0=0,i1=1,s=0,y=0
sim time=10,i0=1,i1=0,s=0,y=1
sim time=15,i0=1,i1=1,s=0,y=1
sim time=20,i0=0,i1=0,s=1,y=0
sim time=25,i0=0,i1=1,s=1,y=1
sim time=30,i0=1,i1=0,s=1,y=0
sim time=35,i0=1,i1=1,s=1,y=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 14, 2025 at 07:40:50 EDT (total: 00:00:02)
Finding VCD file...
./dump.vcd
[2025-04-14 11:40:50 UTC] Opening EPWave...
Done
```



9) Design and implement Even and Odd Parity generator using Gate level and Data flow modeling.

Expression for Even parity generator is = $A \oplus B \oplus C$ Expression for Odd parity generator is = $A \oplus B \oplus C$

Data flow modeling design code

```
// Code your design here
module parity_generator(podd,peven,a,b,c);
input a,b,c;
output podd,peven;
assign peven=a\dama\dama\dama\c;
assign podd=\dama(a\dama\dama\dama\c);
endmodule
```

Gate level modeling design code


```
design.sv

// Code your design here
module parity_generator(podd,peven,a,b,c);
input a,b,c;
output podd,peven;
xor x1(peven,a,b,c);
xnor x2(podd,a,b,c);
endmodule
```

Test bench

Output:

```
TOOL:
       xrun
               23.09-s001: Started on Apr 10, 2025 at 10:56:52 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               parity_generator_test
Loading snapshot worklib.parity_generator_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,c=0,podd=1,peven=0
sim time=5,a=0,b=0,c=1,podd=0,peven=1
sim time=10.a=0.b=1.c=0.podd=0.peven=1
sim time=15,a=0,b=1,c=1,podd=1,peven=0
sim time=20,a=1,b=0,c=0,podd=0,peven=1
sim time=25,a=1,b=0,c=1,podd=1,peven=0
sim time=30,a=1,b=1,c=0,podd=1,peven=0
sim time=35,a=1,b=1,c=1,podd=0,peven=1
xmsim: *W,RNQUIE: Simulation is complete.
               23.09-s001: Exiting on Apr 10, 2025 at 10:56:53 EDT (total: 00:00:01)
TOOL:
       xrun
Finding VCD file...
/dump.vcd
 [2025-04-10 14:56:54 UTC] Opening EPWave
```



10) Design and implement Even and Odd Parity checker using Gate level modeling and Data flow modeling.

Expression for Even parity checker is = $A \oplus B \oplus C \oplus P$ Expression for Odd parity checker is = $A \oplus B \oplus C \oplus P$

Data flow modeling design cod

```
// Code your design here
module parity_checker(podd,peven,a,b,c,p);
input a,b,c,p;
output podd,peven;
assign peven=a^b^c^p;
assign podd=~(a^b^c^p);
endmodule
```

Gate level modeling design code


```
// Code your design here
module parity_checker(podd,peven,a,b,c,p);
input a,b,c,p;
output podd,peven;
assign peven=a^b^c^p;
assign podd=~(a^b^c^p);
endmodule
```

Test bench

```
stbench.sv
   1 // Code your testbench here
     // or browse Example
    module parity_checker_test;
       reg a,b,c,p;
       wire podd,peven;
parity_checker dut(podd,peven,a,b,c,p);
initial begin
 a=1'b0; b=1'b0; c=1'b1; p=1'b1;
a=1'b0; b=1'b1; c=1'b0; p=1'b0;
a=1'b0; b=1'b1; c=1'b0; p=1'b1;
          a=1'b0;b=1'b1;c=1'b1;p=1'b0;
          a=1'b0; b=1'b1; c=1'b1; p=1'b1;
a=1'b1; b=1'b0; c=1'b0; p=1'b0;
 7 #5 a=1'b1;b=1'b0;c=1'b0;p=1'b1;
18 #5 a=1'b1;b=1'b0;c=1'b1;p=1'b0;
19 #5 a=1'b1;b=1'b0;c=1'b1;p=1'b1;
 10 #5 a=1'b1;b=1'b1;c=1'b0;p=1'b0;
21 #5 a=1'b1;b=1'b1;c=1'b0;p=1'b1;
22 #5 a=1'b1;b=1'b1;c=1'b1;p=1'b0;
 23 #5 a=1'b1; b=1'b1; c=1'b1; p=1'b1;
24 end
       initial begin
          $dumpvars(0,podd,peven,a,b,c,p);
       end
```

Output:

```
TOOL: xrun 23.09-s001: Started on Apr 10, 2025 at 11:30:41 EDT xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc
        Top level design units:
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc xcelium> run
sim time=0,a=0,b=0,c=0,p=0,podd=1,peven=0
sim time=5,a=0,b=0,c=0,p=1,podd=0,peven=1
sim time=10,a=0,b=0,c=1,p=0,podd=0,peven=1
sim time=15,a=0,b=0,c=1,p=1,podd=1,peven=0
sim time=20,a=0,b=1,c=0,p=0,podd=0,peven=1
sim time=25.a=0.b=1.c=0.p=1.podd=1.peven=0
sim time=30,a=0,b=1,c=1,p=0,podd=1,peven=0
sim time=35, a=0, b=1, c=1, p=1, podd=0, peven=1
sim time=40,a=1,b=0,c=0,p=0,podd=0,peven=1
sim time=45,a=1,b=0,c=0,p=1,podd=1,peven=0
sim time=50, a=1, b=0, c=1, p=0, podd=1, peven=0
sim time=55,a=1,b=0,c=1,p=1,podd=0,peven=1
sim time=60,a=1,b=1,c=0,p=0,podd=1,peven=0
sim time=65,a=1,b=1,c=0,p=1,podd=0,peven=1
sim time=70,a=1,b=1,c=1,p=0,podd=0,peven=1
sim time=75, a=1, b=1, c=1, p=1, podd=1, peven=0
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOI :
       xrun
                23.09-s001: Exiting on Apr 10, 2025 at 11:30:42 EDT (total: 00:00:01)
Finding VCD file...
 /dump.vcd
```




11) Design and implement 4:1 mux using Data flow modeling in vector form.

Expression for 4:1 mux is = S1'S0'I0+ S1'S0I1+ S1S0'I2+ S1S0I3

Design code

Test bench

```
\oplus
testbench.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 module mux4_1_test;
       reg [3:0]i;
   5
       reg [1:0]s;
       wire y;
   6
   7
        mux4_1 dut(y,i,s);
        initial begin
          {s}=0;{i}=1;
   9
  10 #5
          {s}=1;{i}=2;
   11 #5 {s}=2;{i}=4;
  12 #5
         {s}=3;{i}=8;
         end
  13
      initial begin
  14
          $monitor("sim time=%0t,i=%b,s=%b,y=%b",$time,i,s,y);
$dumpfile("dump.vcd");
  15
  16
          $dumpvars(1,mux4_1_test);
  17
        end
  18
  19 endmodule
  20
```



```
⊚ Log

♣ Share

 [2025-04-15 15:23:06 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:23:06 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               mux4_1_test
Loading snapshot worklib.mux4_1_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i=0001,s=00,y=1
sim time=5,i=0010,s=01,y=1
sim time=10,i=0100,s=10,y=1
sim time=15,i=1000,s=11,y=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
              23.09-s001: Exiting on Apr 15, 2025 at 11:23:07 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:23:07 UTC] Opening EPWave...
Done
```

12) Design and implement 4bit comparator using Gate level modeling in vector form.

```
A = A (3) A (2) A (1) A (0)

B = B (3) B (2) B (1) B (0)

x (i) = A (i). B (i) + A (i)'. B (i)'
```

Expression is

```
A>B = A (3). B (3)' + x (3). A (2). B (2)' + x (3). x (2). A (1). B (1)' + x (3). x (2). x (1). A (0). B (0)' \\ A<B = A (3)'. B (3) + x (3). A (2)'. B (2) + x (3). x (2). A (1)'. B (1) + x (3). x (2). x (1). A (0)'. B (0) \\ A=B = x (3).x (2).x (1).x (0)
```

Design code

```
\oplus
testbench.sv
                  1 // Code your testbench here
                  2 // or browse Examples
                  3 module magnitude_comparator_test;
                                     reg [3:0]a;
reg [3:0]b;
                                       wire gt,le,e;
                                       magnitude_comparator dut(gt,le,e,a,b);
                                       initial begin
             9 {a,b}={4'd0,4'd0};
10 #5 {a,b}={4'd0,4'd1};
11 #5 {a,b}={4'd1,4'd0};
             12 #5 {a,b}={4'd1,4'd1};
13 #5 {a,b}={4'd1,4'd2};
14 #5 {a,b}={4'd2,4'd1};
             15 #5 {a,b}={4'd2,4'd2};
                                                    end
                                                   initial begin
                                                              $monitor("sim
             18
                          time=%0t,\ta[3]=%b,\ta[2]=%b,\ta[1]=%b,\ta[0]=%b,\tb[3]=%b,\tb[2]=%b,\tb[1]=%b,\tb[0]=%b,\tgt=%b,\tle=%b,\te=%b,\te=%b,\tb[1]=%b,\tb[0]=%b,\tgt=%b,\tle=%b,\tle=%b,\tb[1]=%b,\tb[0]=%b,\tgt=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b,\tle=%b
             20
                                                               $dumpvars(1,magnitude_comparator_test);
                                                    end
             22 endmodule
```

```
\oplus
 1 // Code your design here
    module magnitude_comparator(gt,le,e,a,b);//gt=greater than,le=lessthan,e=eual,a=A,b=B
    input [3:0]a;
input [3:0]b;
     output gt,le,e;//gt=A_gt_B,le=A_lt_B,e=A_eq_B
       wire w[7:0],x[3:0],y[8:0];
not n1(w[7],a[3]);//a3'
not n2(w[6],a[2]);//a2'
        not n3(w[5],a[1]);//a1
       not n4(w[4],a[0]);//a0'
not n5(w[3],b[3]);//b3'
10
        not n6(w[2],b[2]);//b2'
not n7(w[1],b[1]);//b1'
12
        not n8(w[0],b[0]);//b0'
15
        xnor X1(x[3],a[3],b[3]);
        xnor X2(x[2],a[2],b[2]);
16
        xnor X3(x[1],a[1],b[1]);
17
        xnor X4(x[0],a[0],b[0]);
18
       xnor X4(x[0],a[0],b[0]);
and A1(y[8],a[3],w[3]);
and A2(y[7],a[2],w[2],x[3]);
and A3(y[6],a[1],w[1],x[3],x[2]);
and A4(y[5],a[0],w[0],x[3],x[2],x[1]);
or O1(gt,y[8],y[7],y[6],y[5]);//greater than
and A5(y[4],w[7],b[3]);
and A5(y[4],w[7],b[3]);
19
20
        and A6(y[3],w[6],b[2],x[3]);
25
26
        and A7(y[2],w[5],b[1],x[3],x[2]);
and A8(y[1],w[4],b[0],x[3],x[2],x[1]);


or O2(le,y[4],y[3],y[2],y[1]);//less than

and A9(e,x[3],x[2],x[1],x[0]);//equal
    endmodule
```

```
    Log

Share

 [2025-04-15 15:36:27 UTC] xrun -Q -unbuffered
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:36:27 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
                magnitude_comparator_test
Loading snapshot worklib.magnitude_comparator_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
                a[3] = 0, \ a[2] = 0, \ a[1] = 0, \ a[0] = 0, \ b[3] = 0, \ b[2] = 0, \ b[1] = 0, \ b[0] = 0, \ gt = 0,
sim time=5,
                a[3]=0, a[2]=0, a[1]=0, a[0]=0, b[3]=0, b[2]=0, b[1]=0, b[0]=1, gt=0,
                                                                                            le=1,
                                                                                                    e=0
sim time=10,
                a[3]=0,\ a[2]=0,\ a[1]=0,\ a[0]=1,\ b[3]=0,\ b[2]=0,\ b[1]=0,\ b[0]=0,\ gt=1,
                                                                                            le=0.
                                                                                                    e=0
sim time=15,
                a[3]=0, a[2]=0, a[1]=0, a[0]=1, b[3]=0, b[2]=0, b[1]=0, b[0]=1, gt=0,
                                                                                                    e=1
                a[3] = 0, \ a[2] = 0, \ a[1] = 0, \ a[0] = 1, \ b[3] = 0, \ b[2] = 0, \ b[1] = 1, \ b[0] = 0, \ gt = 0,
sim time=20.
                                                                                            le=1.
                                                                                                    e=0
sim time=25,
                a[3]=0, a[2]=0, a[1]=1, a[0]=0, b[3]=0, b[2]=0, b[1]=0, b[0]=1, gt=1,
                                                                                            le=0,
                                                                                                    e=0
sim time=30,
                a[3]=0, a[2]=0, a[1]=1, a[0]=0, b[3]=0, b[2]=0, b[1]=1, b[0]=0, gt=0,
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
                23.09-s001: Exiting on Apr 15, 2025 at 11:36:29 EDT (total: 00:00:02)
TOOL: xrun
Finding VCD file...
./dump.vcd
 [2025-04-15 15:36:29 UTC] Opening EPWave...
```



13) Design and implement 4bit carry look ahead adder using Gate level modeling in vector form.

Expressions are

G0=A0B0	$P0 = A0 \bigoplus B0$	C0=G0+P0Cin	S0=P0⊕Cin
G1=A1B1	$P1 = A1 \bigoplus B1$	C1=G1+P1C0	S1=P1⊕C0
G2=A2B2	$P2 = A2 \oplus B2$	C2=G2+P2C1	S2=P2⊕C1
G3=A3B3	P3= A3⊕B3	C3=G3+P3C2	S3=P3⊕C2
S0, S1, S2, S3 =	SUM		
C3 = CARRY			


Design code

```
\oplus
design.sv
      // Code your design here
    2 module carry_4_adder(sum,carry,a,b,cin);
        input [3:0]a;
input [3:0]b;
        input cin;
    5
        output [3:0]sum;
    6
        output carry;
        wire [3:0]c;
        wire [3:0]p;
wire [3:0]g;
   9
   10
        assign g=a&b;
   12
        assign p=a^b;
        assign c[0]=g[0]|(p[0]&cin);
   13
   14
        assign c[1]=g[1]|(p[1]&c[0]);
        assign c[2]=g[2]|(p[2]&c[1]);
assign c[3]=g[3]|(p[3]&c[2]);
   15
   16
        assign sum[0]=p[0]^cin;
   17
   18
         assign sum[1]=p[1]^c[0];
        assign sum[2]=p[2]^c[1];
   19
         assign sum[3]=p[3]^c[2];
   20
   21
         assign carry=c[3];
   22 endmodule
   23
```

```
testbench.sv
           \blacksquare
    1 // Code your testbench here
   2 // or browse Examples
   3 module carry_4_adder_test;
       reg [3:0]a;
       reg [3:0]b;
       reg cin;
       wire [3:0]sum;
        wire carry;
        carry_4_adder dut(sum,carry,a,b,cin);
   9
        initial begin
   10
           {a,b,cin}={4'b0,4'b0,1'b1};
   11
           {a,b,cin}={4'b1,4'b1,1'b1};
          {a,b,cin}={4'b0010,4'b1010,1'b0};
  13 #5
          {a,b,cin}={4'b0011,4'b1100,1'b1};
{a,b,cin}={4'd9,4'd8,1'b1};
  14 #5
  15 #5
   16 #5 {a,b,cin}={4'ha,4'hb,1'b1};
  17
        initial begin
  18
          $monitor("sim time=%0t,a=%b,b=%b,cin=%b,sum=%b,carry=%b",$time,a,b,cin,sum,carry);
$dumpfile("dump.vcd");
  19
  20
  21
             $dumpvars(1,carry_4_adder_test);
        end
  22
  23 endmodule
```

```
    Share


[2025-04-15 15:30:23 UTC] xrun -Q -unbuffered '-timescale'
                23.09-s001: Started on Apr 15, 2025 at 11:30:23 EDT
TOOL: xrun
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               carry_4_adder_test
Loading snapshot worklib.carry_4_adder_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0000,b=0000,cin=1,sum=0001,carry=0
\verb|sim time=5|, a=0001|, b=0001|, \verb|cin=1|, \verb|sum=0011|, \verb|carry=0||
sim time=10,a=0010,b=1010,cin=0,sum=1100,carry=0
sim time=15,a=0011,b=1100,cin=1,sum=0000,carry=1
sim time=20,a=1001,b=1000,cin=1,sum=0010,carry=1
sim time=25,a=1010,b=1011,cin=1,sum=0110,carry=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 15, 2025 at 11:30:24 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
 [2025-04-15 15:30:24 UTC] Opening EPWave...
```



14) Design and implement Decoder 2:4 using Data flow modeling in vector form.

Expression is Y0=I1'I0' Y1=I1'I0 Y2=I1I0' Y3=I1I0

Design code



Test bench


```
testbench.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 module decoder2_4_test;
        reg [1:0]i;
        wire [3:0]y;
        decoder2_4 dut(y,i);
        initial begin
   8
          {i}=0;
   9 #5
          {i}=1;
   10 #5
          {i}=2;
          {i}=3;
   11
      #5
        end
   12
        initial begin
  13
          $monitor("sim time=%0t,i=%b,y=%b",$time,i,y);
$dumpfile("dump.vcd");
   14
   15
          $dumpvars(1,decoder2_4_test);
  16
   17
        end
      endmodule
   18
  19
  20
  21
```

Output

```
⊚ Log

♣ Share

[2025-04-15 15:27:19 UTC] xrun -Q -unbuffered '-timescale
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:27:19 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               decoder2_4_test
Loading snapshot worklib.decoder2_4_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i=00,y=0001
sim time=5,i=01,y=0010
sim time=10, i=10, y=0100
sim time=15,i=11,y=1000
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
               23.09-s001: Exiting on Apr 15, 2025 at 11:27:20 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
 2025-04-15 15:27:20 UTC] Opening EPWave...
```



15) Design and implement Gray to binary converter using Data flow modeling in vector form.

```
Expression is

B3 = G3

B2 = B3 \oplus G2

B1 = B2 \oplus G1

B0 = B1 \oplus G0
```


Design code

```
1 // Code your design here
2 module gray4_binary(b,g);
3 input [3:0]g;
4 output [3:0]b;
5 assign b[3]=g[3];
6 assign b[2]=b[3]^g[2];
7 assign b[1]=b[2]^g[1];
8 assign b[0]=b[1]^g[0];
9 endmodule
```

```
testbench.sv
             \oplus
    1 // Code your testbench here
    2 // or browse Examples
    3 module gray4_binary_test;
4 reg [3:0]g;
         wire [3:0]b;
gray4_binary dut(b,g);
    6
         initial begin {g}={4'b0000};
    8
           #5 {g}={4'b0000};
#5 {g}={4'b0001};
    9
                 {g}={4'b0001};
            #5
                {g}={4'b0010};
   11
   12
                 {g}={4'b0011};
                {g}={4'b0100};
   13
                 {g}={4'b0101};
   14
                {g}={4'b0110};
   15
                 {g}={4'b0111};
            #5
   16
                 {g}={4'b1000};
            #5
   17
                {g}={4'b1001};
            #5
   18
                 {g}={4'b1010};
            #5
   19
                 {g}={4'b1011};
   20
            #5
                {g}={4'b1100};
{g}={4'b1101};
   21
            #5
   22
   23
                 {g}={4'b1110};
                 {g}={4'b1111};
   24
   25
26
27
         end
         initial begin
            $monitor("sim time+%0t,g=%b,b=%b",$time,g,b);
$dumpfile("dump.vcd");
   28
   29
            $dumpvars(1,gray4_binary_test);
   30
         end
   31 endmodule
```

```
♣ Share

[2025-04-15 15:34:47 UTC] xrun -Q -unbuffered '-timescale'
             23.09-s001: Started on Apr 15, 2025 at 11:34:47 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               gray4_binary_test
Loading snapshot worklib.gray4_binary_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time+0,g=0000,b=0000
sim time+10,g=0001,b=0001
sim time+15, g=0010, b=0011
sim time+20, g=0011, b=0010
sim time+25,g=0100,b=0111
sim time+30, g=0101, b=0110
sim time+35, g=0110, b=0100
sim time+40,g=0111,b=0101
sim time+45,g=1000,b=1111
sim time+50,g=1001,b=1110
sim time+55,g=1010,b=1100
sim time+60, g=1011, b=1101
sim time+65, g=1100, b=1000
sim time+70,g=1101,b=1001
sim time+75, g=1110, b=1011
sim time+80,g=1111,b=1010
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
               23.09-s001: Exiting on Apr 15, 2025 at 11:34:48 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
 [2025-04-15 15:34:49 UTC] Opening EPWave...
Done
```



16) Design and implement Binary to Gray converter using Data flow modeling in vector form.

```
Expression is

G3 = B3

G2 = B3 \oplus B2

G1 = B2 \oplus B1

G0 = B1 \oplus B0
```


Design code

```
\oplus
testbench.sv
    1 // Code your testbench here
   2 // or browse Examples
   3 module binary4_gray_test;
       reg [3:0]b;
wire [3:0]g;
        binary4_gray dut(g,b);
        initial begin
          \{b\}=\{4'b0000\};
   8
   9 #5
           \{b\} = \{4'b0000\};
           {b}={4'b0001};
   10 #5
   11 #5
          {b}={4'b0010};
           {b}={4'b0011};
   12 #5
           {b}={4'b0100};
   13 #5
           {b}={4'b0101};
   14 #5
           {b}={4'b0110};
   15 #5
   16 #5
           {b}={4'b0111};
           {b}={4'b1000};
   17 #5
           {b}={4'b1001};
   18 #5
           {b}={4'b1010};
   19 #5
           {b}={4'b1011};
   20 #5
           {b}={4'b1100};
   21 #5
   22 #5
           {b}={4'b1101};
           {b}={4'b1110};
   23 #5
          {b}={4'b1111};
   24 #5
   25
        end
   26
        initial begin
   27
          $monitor("sim time+%0t,b=%b,g=%b",$time,b,g);
          $dumpfile("dump.vcd");
   28
   29
          $dumpvars(1,binary4_gray_test);
        end
   30
   31 endmodule
```

```
    Log

♣ Share

[2025-04-15 15:32:05 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:32:06 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               binary4_gray_test
Loading snapshot worklib.binary4_gray_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time+0,b=0000,g=0000
sim time+10,b=0001,g=0001
sim time+15, b=0010, g=0011
sim time+20,b=0011,g=0010
sim time+25,b=0100,g=0110
sim time+30,b=0101,g=0111
sim time+35,b=0110,g=0101
sim time+40,b=0111,g=0100
sim time+45, b=1000, g=1100
sim time+50,b=1001,g=1101
sim time+55,b=1010,g=1111
sim time+60,b=1011,g=1110
sim time+65,b=1100,g=1010
sim time+70,b=1101,g=1011
sim time+75,b=1110,g=1001
sim time+80, b=1111, g=1000
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
               23.09-s001: Exiting on Apr 15, 2025 at 11:32:07 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
 [2025-04-15 15:32:07 UTC] Opening EPWave...
```



17) Design and implement 2's compliment using Data flow modeling in vector form.

```
Expression is F2=AB'C'+A'B+A'C F1=B\oplus C F0=C
```


Design code

```
design.sv

// Code your design here
module compliment2_3bit(f,a);
input [2:0]a;
output [2:0]f;
sassign f[2]=(a[2]&(~a[1])&(~a[0]))|((~a[2])&a[1])|((~a[2])&a[0]);
assign f[1]=a[1]^a[0];
assign f[0]=a[0];
endmodule
```

```
testbench.sv
           田
   1 // Code your testbench here
   2 // or browse Examples
   3 module compliment2_3bit_test;
       reg [2:0]a;
   4
       wire [2:0]f;
   5
       compliment2_3bit dut(f,a);
   6
       initial begin
   7
          {a}={3'd0};
   8
          #5 {a}={3'd1};
   9
          #5 {a}={3'd2};
   10
             {a}={3'd3};
   11
          #5
   12
          #5
             {a}={3'd4};
          #5
             {a}={3'd5};
   13
          #5 {a}={3'd6};
   14
          #5 {a}={3'd7};
   15
        end
   16
        initial begin
   17
          $monitor("sim time=%0t,a=%b,f=%b",$time,a,f);
   18
          $dumpfile("dump.vcd");
   19
          $dumpvars(1,compliment2_3bit_test);
   20
        end
   21
   22 endmodule
```

```
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:39:55 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
              compliment2_3bit_test
Loading snapshot worklib.compliment2_3bit_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=000,f=000
sim time=5,a=001,f=111
sim time=10,a=010,f=110
sim time=15,a=011,f=101
sim time=20,a=100,f=100
sim time=25,a=101,f=011
sim time=30,a=110,f=010
sim time=35,a=111,f=001
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
              23.09-s001: Exiting on Apr 15, 2025 at 11:39:56 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
 [2025-04-15 15:39:57 UTC] Opening EPWave...
```



18) Design and implement 2:1 mux using Ternary operator.

Design code


Test bench

```
testbench.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 module mux2_1ternary_test;
       reg [1:0]i;
   5
       reg s;
   6
       wire y;
       mux2_1ternary dut(y,i,s);
       initial begin
   8
          {s,i}={1'b0,2'b00};
         {s,i}={1'b0,2'b01};
  10 #5
  11 #5
        {s,i}={1'b1,2'b01};
  12 #5 {s,i}={1'b1,2'b11};
  13
       end
       initial begin
  14
  15
         $monitor("sim time=%0t,s=%b,i=%b,y=%b",$time,s,i,y);
          $dumpfile("dump.vcd");
  16
  17
         $dumpvars(0,mux2_1ternary_test);
  18
       end
  19 endmodule
```

Output

```
≼Share

[2025-04-15 15:49:13 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:49:14 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
              mux2_1ternary_test
Loading snapshot worklib.mux2_1ternary_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0, s=0, i=00, y=0
sim time=5,s=0,i=01,y=1
sim time=10,s=1,i=01,y=0
sim time=15,s=1,i=11,y=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 15, 2025 at 11:49:15 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
[2025-04-15 15:49:15 UTC] Opening EPWave...
```



19) Design and implement 4:1 mux using Ternary operator.

Design code

```
design.sv

// Code your design here
module mux4_1ternary(y,i,s);
input [3:0]i;
input [1:0]s;
output y;
assign y=(s[1])?((s[0])?i[3]:i[2]):((s[0])?i[1]:i[0]);
endmodule
```


Test bench

```
\oplus
testbench.sv
    1 // Code your testbench here
   2 // or browse Examples
   3 module mux4_1ternary_test;
        reg [3:0]i;
        reg [1:0]s;
   5
   6
        wire y;
        mux4_lternary dut(y,i,s);
   7
   8
        initial begin
   9 {s,i}={2'b00,4'b0001};
10 #5 {s,i}={2'b01,4'b0010};
   11 #5 {s,i}={2'b10,4'b0100}:
   12 #5 {s,i}={2'b11,4'b1000};
   13
        end
        initial begin
   14
          $monitor("sim time=%0t,s=%b,i=%b,y=%b",$time,s,i,y);
   15
          $dumpfile("dump.vcd");
   16
          $dumpvars(0,mux4_1ternary_test);
   17
        end
   18
   19 endmodule
```

Output

```
≼Share

               23.09-s001: Started on Apr 15, 2025 at 11:51:07 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               mux4_1ternary_test
Loading snapshot worklib.mux4_1ternary_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,s=00,i=0001,y=1
sim time=5,s=01,i=0010,y=1
sim time=10,s=10,i=0100,y=1
sim time=15,s=11,i=1000,y=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 15, 2025 at 11:51:08 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
       04-15 15:51:08 UTC] Opening EPWave...
```



20) Design and implement 2bit comparator using Ternary operator.

Design code


```
1  // Code your design here
2  module comparator_2(a,b,y);
3  input [1:0]a;
4  input [1:0]b;
5  output [2:0]y; //y[2]=equal,y[1]=greater,y[0]=less
6  assign y[2]=(a==b)?1'b1:1'b0;
7  assign y[1]=(a>b)?1'b1:1'b0;
8  assign y[0]=(a<b)?1'b1:1'b0;
9  endmodule</pre>
```

Test bench

```
testbench.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 module comparator_2_test;
       reg [1:0]a;
       reg [1:0]b;
wire [2:0]y;
       comparator_2 dut(a,b,y);
       initial begin
   8
         {a,b}={2'b00,2'b00};
   9
   10 #5 {a,b}={2'b00,2'b01};
   11 #5 {a,b}={2'b01,2'b00};
   12 #5 {a,b}={2'b11,2'b11};
  13
       end
        initial begin
   15
          $monitor("sim time=%0t, a=%b, b=%b, y=%b", $time, a, b, y);
          $dumpfile("dump.vcd");
  16
          $dumpvars(1,comparator_2_test);
   17
        end
   19 endmodule
```

Output

```
23.09-s001: Started on Apr 15, 2025 at 11:54:03 EDT
Tool: xrun 23.09-5001: Started on Apr 15, 2025 at 11:54:05 EUI
xrun: 23.09-5001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
                 comparator_2_test
Loading snapshot worklib.comparator_2_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=00,b=00,y=100
sim time=5,a=00,b=01,y=001
sim time=10,a=01,b=00,y=010
sim time=15,a=11,b=11,y=100
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
                23.09-s001: Exiting on Apr 15, 2025 at 11:54:04 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
```



21) Design and implement 3bit Palindrome detector using Ternary operator.

Logic is the MSB and LSB of bit should be same i.e., for A B C=A and C should be same.

Design code

```
design.sv

// Code your design here
module palindrome_3bit(a,y);
input [2:0]a;
output y;
assign y=(a[2]===a[0])?1'b1:1'b0;/*=== is used because if x and z is given then it should compare and give as input 1 and 0 but if we give == it will give x value */
endmodule
```


Test bench

```
\oplus
testbench.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 module palindrome_3bit_test;
       reg [2:0]a;
       wire y;
       palindrome_3bit dut(a,y);
       initial begin
        a=3'b010;
   8
   9 #5 a=3'bx0x;
  10 #5 a=3'bx0z;
  11 #5 a=3'bz0z;
  12 #5 a=3'b101;
  13 #5 a=3'b100;
  14
       end
  15
       initial begin
          $monitor("sim time=%0t, a=%b, y=%b", $time, a, y);
  16
          $dumpfile("dump.vcd");
  17
         $dumpvars(1,palindrome_3bit_test);
  18
  19
       end
     endmodule
```

Output

```
←Share

      xrun 23.09-s001: Started on Apr 15, 2025 at 11:45:37 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               palindrome_3bit_test
Loading snapshot worklib.palindrome_3bit_test:sv ............ Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=010,y=1
sim time=5,a=x0x,y=1
sim time=10,a=x0z,y=0
sim time=15,a=z0z,y=1
sim time=20,a=101,y=1
sim time=25,a=100,y=0
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
               23.09-s001: Exiting on Apr 15, 2025 at 11:45:38 EDT (total: 00:00:01)
Finding VCD file..
./dump.vcd
```




22) Design and implement 16bit Even and odd detector using Ternary operator.

Logic for even is observing LSB of bit, when there is 0 the bit is even.

1 the bit is odd.

Design code




Test bench

```
testbench.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 module even_odd_test;
       reg [15:0]a;
       wire even, odd;
       even_odd dut(a,even,odd);
       initial begin
        a=15 'b0;
   8
   9 #5 a=15'b1;
  10 #5 a=15'hff;
  11 #5 a=15'b1101;
  12 #5 a=15'd24;
  13 #5 a=15'd11;
       end
  14
  15
       initial begin
         $monitor("sim tim=%0t,a=%b,even=%b,odd=%b",$time,a,even,odd);
  16
         $dumpfile("dump.vcd");
  17
         $dumpvars(1,even_odd_test);
  19
```

Output

```
← Share

[2025-04-17 12:09:49 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw'
TOOL: xrun
              23.09-s001: Started on Apr 17, 2025 at 08:09:50 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               even_odd_test
Loading snapshot worklib.even_odd_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim tim=0,a=000000000000000,even=1,odd=0
sim tim=5,a=00000000000001,even=0,odd=1
sim tim=10,a=0000000011111111,even=0,odd=1
sim tim=15.a=000000000001101.even=0.odd=1
sim tim=20,a=000000000011000,even=1,odd=0
sim tim=25.a=000000000001011.even=0.odd=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 17, 2025 at 08:09:51 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
 2025-04-17 12:09:52 UTC] Opening EPWave...
```



23) Write a Verilog code which accepts a 4-bit number and implement 8*n.

By left shifting 3 times or by appending three zeros at the LSB side of the 4-bit number i.e., n we can get the output of 8*n.


Design code

```
\oplus
design.sv
   1 // Code your design here
   2 /*write a verilog code which accepts a 4bit number and implement 8*n*/
   4 module bit4_8mulN(n,y);
   5
       input [3:0]n;
   6
       output [6:0]y;
       assign y=\{n,3'b000\};
   8 endmodule
   9 /=
  10 module bit4_8mulN(n,y);
      input [3:0]n;
  11
       output [6:0]y;
  12
       assign y=n<<3;
  13
  14 endmodule
  15
  16 module bit4_8mulN(n,y);
       input [3:0]n;
  17
       output [6:0]y;
  18
      assign y=8*n;
  19
  20 endmodule
  21 */
  22
```

```
testbench.sv
           \oplus
   1 // Code your testbench here
   2 // or browse Examples
   3 module bit4_8mulN_test;
        reg [3:0]n;
        wire [6:0]y;
   5
        bit4_8mulN dut(n,y);
   6
        initial begin
          n=4'b0001;
   8
          #5 n=4'b1010;
   9
          #5 n=4'b0011;
   10
   11
        end
        initial begin
   12
          $monitor("sim time+%0t,n=%b,y=%b",$time,n,y);
$dumpfile("dump.vcd");
   13
   14
   15
          $dumpvars(0,bit4_8mulN_test);
        end
   16
   17 endmodule
```

```
    Log

[2025-04-17 12:30:29 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 08:30:29 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               bit4_8mulN_test
Loading snapshot worklib.bit4_8mulN_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time+0,n=0001,y=0001000
sim time+5,n=1010,y=1010000
sim time+10,n=0011,y=0011000
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
              23.09-s001: Exiting on Apr 17, 2025 at 08:30:30 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
[2025-04-17 12:30:31 UTC] Opening EPWave...
```



24) Write a Verilog code for Full adder using Half adder in structural modeling.

Design code of lower-level module half adder

```
design.sv HA.v +


| module Half_adder(a,b,s,c); |
| input a,b; |
| output s,c; |
| assign s=a^b; |
| assign c=a&b; |
| endmodule
```

Design code

```
testbench.sv
           \oplus
   1 // Code your testbench here
   2 // or browse Examples
   3 module Full_adder_test;
       reg a,b,cin;
        wire sum, cout;
        Full_adder dut(a,b,cin,sum,cout);
   6
       initial begin
          a=1'b0; b=1'b0; cin=1'b0;
   9 #5 a=1'b0; b=1'b0; cin=1'b1;
   10 #5 a=1'b0; b=1'b1; cin=1'b0;
          a=1'b0; b=1'b1; cin=1'b1;
   11 #5
   12 #5 a=1'b1; b=1'b0; cin=1'b0;
          a=1'b1; b=1'b0; cin=1'b1;
   13 #5
   14 #5 a=1'b1;b=1'b1;cin=1'b0;
15 #5 a=1'b1;b=1'b1;cin=1'b1;
   16
        end
   17
        initial begin
          $monitor("sim time=%0t,a=%b,b=%b,cin=%b,sum=%b,cout=%b",$time,a,b,cin,sum,cout);
   18
          $dumpfile("dump.vcd");
   19
          $dumpvars(0,a,b,cin,sum,cout);
   20
        end
   21
   22 endmodule
```

```
    Log

          Share
[2025-04-17 12:43:25 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 08:43:25 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
        Top level design units:
                Full_adder_test
Loading snapshot worklib.Full_adder_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0, a=0, b=0, cin=0, sum=0, cout=0
\verb|sim time=5|, a=0|, b=0|, \verb|cin=1|, \verb|sum=1|, \verb|cout=0|
sim time=10, a=0, b=1, cin=0, sum=1, cout=0
\verb|sim time=15,a=0,b=1,cin=1,sum=0,cout=1|\\
sim time=20, a=1, b=0, cin=0, sum=1, cout=0
sim time=25,a=1,b=0,cin=1,sum=0,cout=1
sim time=30,a=1,b=1,cin=0,sum=0,cout=1
sim time=35, a=1, b=1, cin=1, sum=1, cout=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
               23.09-s001: Exiting on Apr 17, 2025 at 08:43:26 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
 [2025-04-17 12:43:27 UTC] Opening EPWave...
Done
```



25) Write a Verilog code for 4-bit adder using Full adder in structural modeling.

Design code for lower-level module full adder

```
design.sv FA.v *

1 |module full_adder(a,b,cin,s,cout);
2 | input a,b,cin;
3 | output s,cout;
4 | assign s=a^b^cin;
5 | assign cout=(a&b)|(b&cin)|(cin&a);
6 | endmodule
```

Design code

```
* (+
design.sv
   1 // Code your design here
      `include "FA.v"
   3 module bit_4adder(a,b,cin,s,cout);
       input [3:0]a,b;
   5
       input cin;
       output [3:0]s;
   6
       output cout:
   7
       wire [2:0]c;
   8
   9
       full_adder f1(a[0],b[0],cin,s[0],c[0]);
       full_adder f2(a[1],b[1],c[0],s[1],c[1]);
  10
       full_adder f3(a[2],b[2],c[1],s[2],c[2]);
  11
       full_adder f4(a[3],b[3],c[2],s[3],cout);
  12
   13 endmodule
```


```
testbench.sv
          \oplus
   1 // Code your testbench here
   2 // or browse Examples
   3 module bit_4adder_test;
       reg [3:0]a,b;
   5
       reg cin;
       wire [3:0]s;
       wire cout:
       bit_4adder dut(a,b,cin,s,cout);
       initial begin
   9
          {a,b,cin}={4'b0,4'b0,1'b1};
  10
  11 #5
          {a,b,cin}={4'b1,4'b1,1'b1};
         {a,b,cin}={4'b0010,4'b1010,1'b0};
  12 #5
          {a,b,cin}={4'b0011,4'b1100,1'b1};
  13 #5
          {a,b,cin}={4'd9,4'd8,1'b1};
  14 #5
         {a,b,cin}={4'ha,4'hb,1'b1};
  15 #5
  16
       end
  17
       initial begin
         $monitor("sim time=%0t,a=%b,b=%b,cin=%b,s=%b,cout=%b",$time,a,b,cin,s,cout);
  18
          $dumpfile("dump.vcd");
  19
         $dumpvars(1,bit_4adder_test);
  20
       end
  21
  22 endmodule
```

Output waveform

```
    Log

♣ Share

[2025-04-17 12:55:39 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 08:55:39 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               bit_4adder_test
Loading snapshot worklib.bit_4adder_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
\verb|sim time=0,a=0000,b=0000,cin=1,s=0001,cout=0|\\
sim time=5,a=0001,b=0001,cin=1,s=0011,cout=0
sim time=10,a=0010,b=1010,cin=0,s=1100,cout=0
sim time=15,a=0011,b=1100,cin=1,s=0000,cout=1
sim time=20,a=1001,b=1000,cin=1,s=0010,cout=1
sim time=25,a=1010,b=1011,cin=1,s=0110,cout=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 17, 2025 at 08:55:40 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-17 12:55:41 UTC] Opening EPWave...
```



26) Write a Verilog code for 4:1 mux using 2:1 mux in structural modeling.

Design code for lower-level module 2:1 mux

```
design.sv MUX.v *

1 module mux2_1(i,s,y);
2 input [1:0]i;
3 input s;
4 output y;
5 assign y=((~s)&i[0])|(s&i[1]);
6 endmodule
```


Design code

```
* (±
          MUX.v
design.sv
   1 // Code your design here
      `include "MUX.v"
   3 module mux4_1(i,s,y);
      input [3:0]i;
   5
       input [1:0]s;
       output y;
       wire [1:0]w;
      mux2_1 M1(i[1:0],s[0],w[0]);
   8
      mux2_1 M2(i[3:2],s[0],w[1]);
      mux2_1 M3(w,s[1],y);
  11 endmodule
  12
```

```
\oplus
testbench.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 module mux4_1_test;
      reg [3:0]i;
   5
       reg [1:0]s;
       wire y;
   6
        mux4_1 dut(i,s,y);
   7
       initial begin
   8
         {s,i}={2'b00,4'b0001};
   9
   10 #5 {s,i}={2'b01,4'b0010};
   11 #5 {s,i}={2'b10,4'b0100};
  12 #5 {s,i}={2'b11,4'b1000};
       end
  13
        initial begin
  14
          $monitor("sim time=%0t,s=%b,i=%b,y=%b",$time,s,i,y);
$dumpfile("dump.vcd");
  15
  16
          $dumpvars(1,mux4_1_test);
  17
        end
   18
   19 endmodule
```

```
    Log

          Share
[2025-04-17 13:05:25 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 09:05:25 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
              mux4_1_test
Loading snapshot worklib.mux4_1_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,s=00,i=0001,y=1
sim time=5,s=01,i=0010,y=1
sim time=10,s=10,i=0100,y=1
sim time=15,s=11,i=1000,y=1
xmsim: *W,RNQUIE: Simulation is complete.
              23.09-s001: Exiting on Apr 17, 2025 at 09:05:27 EDT (total: 00:00:02)
TOOL: xrun
Finding VCD file...
./dump.vcd
[2025-04-17 13:05:27 UTC] Opening EPWave...
Done
```




27) Write a Verilog code for 8:1 mux using 4:1 and 2:1 mux in structural modeling.

Design code for lower-level module

2:1 mux

4:1 mux



Design code

```
×
design.sv
          MUX4 1
                     MUX2 1
   1 // Code your design here
       include"MUX2_1"
   3 `include"MUX4_1"
   4 module mux8_1(i,s,y);
       input [7:0]i;
   5
       input [2:0]s;
       output y;
   7
       wire [1:0]w;
   8
       mux4_1 m1(i[3:0],s[1:0],w[0]);
   9
       mux4_1 m2(i[7:4],s[1:0],w[1]);
   10
       mux2_1 m3(w,s[2],y);
   11
   12 endmodule
```


```
testbench.sv
           \oplus
   1 // Code your testbench here
   2 // or browse Examples
   3 module mux8_1_test;
       reg [7:0]i;
   4
   5
       reg [2:0]s;
   6
       wire y;
       mux8_1 dut(i,s,y);
   7
       initial begin
   8
             {s,i}={3'd0,8'b1};
   9
          #5 {s,i}={3'd1,8'b10};
  10
          #5 {s,i}={3'd2,8'b100};
  11
  12
          #5 {s,i}={3'd3,8'b1000};
          #5 {s,i}={3'd4,8'b10000};
  13
          #5 {s,i}={3'd5,8'b100000};
  14
          #5 {s,i}={3'd6,8'b1000000};
  15
          #5 {s,i}={3'd7,8'b10000000};
  16
  17
        end
        initial begin
  18
          $monitor("sim time=%0t,i=%b,s=%b,y=%b",$time,i,s,y);
  19
          $dumpfile("dump.vcd");
  20
          $dumpvars(1,mux8_1_test);
  21
        end
  22
     endmodule
  23
```

```
    Log

♣Share

[2025-04-17 13:11:48 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 09:11:49 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               mux8_1_test
Loading snapshot worklib.mux8_1_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0, i=00000001, s=000, y=1
sim time=5,i=00000010,s=001,y=1
sim time=10,i=00000100,s=010,y=1
\verb|sim time=15,i=00001000,s=011,y=1|\\
sim time=20,i=00010000,s=100,y=1
sim time=25,i=00100000,s=101,y=1
sim time=30, i=01000000, s=110, y=1
sim time=35,i=10000000,s=111,y=1
xmsim: *W,RNQUIE: Simulation is complete.
              23.09-s001: Exiting on Apr 17, 2025 at 09:11:50 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
[2025-04-17 13:11:50 UTC] Opening EPWave...
Done
```


Output



28) Write a Verilog code for 3:8 decoder using 2:4 and 1:2 decoder in structural modeling.

Design code for lower-level module

1:2 decoder



2:4 decoder

```
DEC2_4.v
                        DEC1_2.v
design.sv
    1 module decoder2_4(y,i,w);
        input [1:0]i;
   3
        output [3:0]y;
        input w;
        assign y[0]=((\sim i[1])\&(\sim i[0])\&(w));
   5
        assign y[1]=((\sim i[1])&(i[0])&(w));
   6
        assign y[2]=((i[1])&(\sim i[0])&(w));
   7
        assign y[3]=((i[1])&(i[0])&(w));
   9 endmodule
```

Design code


```
×
design.sv
          DEC2_4.v
                      DEC1_2.v
   1 // Code your design here
      include"DEC1_2.v
     `include"DEC2_4.v"
   3
   4 module decoder3_8(y,i);
       input [2:0]i;
       output [7:0]y;
   6
       wire [1:0]w;
   7
       decoder1_2 d1(w,i[2]);
   8
        decoder2_4 d2(y[3:0],i[1:0],w[0]);
   9
        decoder2_4 d3(y[7:4],i[1:0],w[1]);
   10
   11 endmodule
   12
   13
```

```
\oplus
testbench.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 module decoder3_8_test;
        reg [2:0]i;
       wire [7:0]y;
   5
        decoder3_8 dut(y,i);
   6
        initial begin
             i=3'd0:
   8
          #5 i=3'd1;
   9
          #5 i=3'd2;
   10
          #5 i=3'd3;
   11
          #5 i=3'd4;
   12
          #5 i=3'd5;
   13
   14
          #5 i=3'd6;
          #5 i=3'd7;
   15
        end
  16
        initial begin
   17
          $monitor("sim time=%0t,i=%b,y=%b",$time,i,y);
   18
          $dumpfile("dump.vcd");
  19
  20
          $dumpvars(1,decoder3_8_test);
        end
  21
  22 endmodule
```

```
⊚ Log

≼Share

[2025-04-17 13:19:11 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 09:19:12 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               decoder3_8_test
Loading snapshot worklib.decoder3_8_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
sim time=0,i=000,y=00000001
sim time=5,i=001,y=00000010
sim time=10,i=010,y=00000100
sim time=15,i=011,y=00001000
sim time=20,i=100,y=00010000
sim time=25,i=101,y=00100000
sim time=30,i=110,y=01000000
sim time=35,i=111,y=10000000
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
              23.09-s001: Exiting on Apr 17, 2025 at 09:19:13 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-17 13:19:13 UTC] Opening EPWave...
Done
```



29) Write a Verilog code for full adder using 4:1 mux in structural modeling.

Design code for lower-level module 4:1 mux

Design code

```
design.sv mux.v *

// Code your design here
'include "mux.v"


module Full_adder(a,b,sum,cin,cout);
input a,b,cin;
output sum,cout;
mux4_1 m1({cin,(~cin),(~cin),cin},{a,b},sum);
mux4_1 m2({1'b1,cin,cin,1'b0},{a,b},cout);
endmodule
```

```
testbench.sv
   2 // or browse Examples
   3 module Full_adder_test;
        reg a,b,cin;
        wire sum, cout;
        Full_adder dut(a,b,sum,cin,cout);
        initial begin
          a=1'b0; b=1'b0; cin=1'b0;
   8
   9 #5 a=1'b0;b=1'b0;cin=1'b1;
          a=1'b0;b=1'b1;cin=1'b0;
a=1'b0;b=1'b1;cin=1'b1;
   10 #5
   11 #5
          a=1'b1; b=1'b0; cin=1'b0;
          a=1'b1; b=1'b0; cin=1'b1;
a=1'b1; b=1'b1; cin=1'b0;
   13 #5
   14 #5
   15 #5 a=1'b1; b=1'b1; cin=1'b1;
   16
        end
   17
        initial begin
          $monitor("sim time=%0t,a=%b,b=%b,cin=%b,sum=%b,cout=%b",$time,a,b,cin,sum,cout);
   18
          $dumpfile("dump.vcd");
   19
          $dumpvars(0,a,b,cin,sum,cout);
   20
        end
   21
  22 endmodule
```

```
    Log

♣Share

[2025-04-17 14:10:12 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun
               23.09-s001: Started on Apr 17, 2025 at 10:10:13 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               Full_adder_test
Loading snapshot worklib.Full_adder_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,cin=0,sum=0,cout=0
\verb|sim time=5,a=0,b=0,cin=1,sum=1,cout=0|\\
sim time=10, a=0, b=1, cin=0, sum=1, cout=0
\verb|sim time=15,a=0,b=1,cin=1,sum=0,cout=1|\\
sim time=20,a=1,b=0,cin=0,sum=1,cout=0
sim time=25,a=1,b=0,cin=1,sum=0,cout=1
sim time=30,a=1,b=1,cin=0,sum=0,cout=1
\verb|sim time=35,a=1,b=1,cin=1,sum=1,cout=1|\\
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 17, 2025 at 10:10:14 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
[2025-04-17 14:10:14 UTC] Opening EPWave...
```



30) Write a Verilog code for the 3 input xnor gate using only 2:1 mux.

Design code for lower-level module 2:1 mux

Design code

```
design.sv  mux.v *


// Code your design here
include"mux.v"
module xnor3(a,b,c,y);
input a,b,c;
output y;
wire [1:0]w;
mux2_1 m1({(c),(~c)},b,w[0]);
mux2_1 m2({(~c),(c)},b,w[1]);
mux2_1 m3({w[1],w[0]},a,y);
endmodule
```

```
testbench.sv
           \oplus
   1 // Code your testbench here
   2 // or browse Examples
   3 module xnor3_test;
       reg a,b,c;
   4
       wire y;
       integer i;
   6
       xnor3 dut(a,b,c,y);
   7
       initial begin
   8
         for(integer i=0; i<8;i++)
   9
            begin
  10
  11
              {a,b,c}=i;
            #2;
  12
  13
            end
  14
       end
  15
       initial begin
          $monitor("sim time=%0t,a=%b,b=%b,c=%b,y=%b",$time,a,b,c,y);
  16
          $dumpfile("dump.vcd");
  17
          $dumpvars(0,a,b,c,y);
  18
       end
  19
  20 endmodule
```

```
    Log

←Share

[2025-04-17 14:56:29 UTC] xrun -Q -unbuffered '-timescale' 'Ins/Ins' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 10:56:29 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               xnor3_test
Loading snapshot worklib.xnor3_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium≻ run
\texttt{sim time=0,a=0,b=0,c=0,y=1}
sim time=2, a=0, b=0, c=1, y=0
sim time=4,a=0,b=1,c=0,y=0
sim time=6,a=0,b=1,c=1,y=1
sim time=8,a=1,b=0,c=0,y=0
sim time=10,a=1,b=0,c=1,y=1
sim time=12,a=1,b=1,c=0,y=1
sim time=14,a=1,b=1,c=1,y=0
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 17, 2025 at 10:56:31 EDT (total: 00:00:02)
Finding VCD file...
./dump.vcd
[2025-04-17 14:56:31 UTC] Opening EPWave...
Done
```



31) Write a Verilog code for Generic adder.


Design code

// Code your design here module generic_adder #(parameter N=4)(a,b,s); input [N-1:0]a,b; output [N:0]s; assign s=a+b; endmodule

Test bench

```
testbench.sv
    1 // Code your testbench here
     // or browse Examples
     module generic_adder_test;
        reg [dut.N-1:0]a,b;
        wire [dut.N:0]s;
        integer i;
        generic_adder dut (a,b,s);
        initial begin
          for(integer i=0;i<2**(2*dut.N);i=i++)
   10
            begin
   11
               {a,b}=i;
   12
               #1;
   13
             end
        end
  14
        initial begin
  15
          $monitor("sim time=%ot,a=%b,b=%b,s=%b",$time,a,b,s);
$dumpfile("dump.vcd");
  16
  17
  18
          $dumpvars(1,a,b,s);
        end
   19
  20 endmodule
```

Output



32) Write a Verilog code for D latch using 2:1 mux.

Design code of lower-level module 2:1 mux

Design code

```
design.sv mux2_1 * +


1 // Code your design here
2 include "mux2_1"
3 module dlatch(d,clk,q);
4 input d,clk;
5 output q;
6 wire w;
7 mux2_1 m1({d,w},clk,w);
8 assign q=w;
9 endmodule
```

```
\oplus
testbench.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 module dlatch_test;
      reg d,clk;
       wire q;
      dlatch dut(d,clk,q);
       initial begin
               {clk,d}={1'b1,1'b0};
   8
          #2 {clk,d}={1'b0,1'b0};
#2 {clk,d}={1'b0,1'b1};
   9
   10
          #2 {clk,d}={1'b1,1'b0};
   11
              {clk,d}={1'b1,1'b1};
          #2
   12
        end
  13
  14
        initial begin
          $monitor("sim time=%0t,clk=%b,d=%b,q=%b",$time,clk,d,q);
  15
          $dumpfile("dump.vcd");
   16
          $dumpvars(1,dlatch_test);
   17
   18
        end
  19 endmodule
```

```
    Log

♣ Share

[2025-04-24 13:46:23 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv TOOL: xrun 23.09-s001: Started on Apr 24, 2025 at 09:46:24 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
        Top level design units:
                 dlatch_test
Loading snapshot worklib.dlatch_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,clk=1,d=0,q=0
sim time=2,clk=0,d=0,q=0
sim time=4,clk=0,d=1,q=0
sim time=6,clk=1,d=0,q=0
\label{eq:sim_time} \mbox{sim time=8,clk=1,d=1,q=1}
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 24, 2025 at 09:46:25 EDT (total: 00:00:01)
TOOL: xrun
Done
```



33) Write a Verilog code for D Flip flop using 2:1 mux.

Design code for 2:1 mux

```
design.sv mux2_1 * 


| module mux2_1(i,s,y);
| input [1:0]i;
| input s;
| output y;
| assign y=(~s)?i[0]:i[1];
| endmodule
```

Design code

```
\oplus
testbench.sv
   1 // Code your testbench here
   2 // or browse Examples
   3 module dff_test;
      reg d,clk;
   4
       wire q;
   5
       dff dut(d,clk,q);
       initial begin
              {clk,d}={1'b1,1'b0};
   8
          #2 {clk,d}={1'b0,1'b0};
   9
          #2 {clk,d}={1'b0,1'b1};
          #2 {clk,d}={1'b1,1'b1};
   11
          #2 {clk,d}={1'b1,1'b1};
  12
  13
       end
       initial begin
   14
          $monitor("sim time=%0t,clk=%b,d=%b,q=%b,",$time,clk,d,q);
   15
          $dumpfile("dump.vcd");
  16
  17
          $dumpvars(1,dff_test);
       end
  18
  19 endmodule
```


```
    Log

          Share
[2025-04-24 13:57:28 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
              23.09-s001: Started on Apr 24, 2025 at 09:57:28 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               dff_test
Loading snapshot worklib.dff_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,clk=1,d=0,q=0,
sim time=2,clk=0,d=0,q=0,
sim time=4,clk=0,d=1,q=0,
sim time=6,clk=1,d=1,q=1,
xmsim: *W,RNQUIE: Simulation is complete.
              23.09-s001: Exiting on Apr 24, 2025 at 09:57:29 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
[2025-04-24 13:57:30 UTC] Opening EPWave...
```



34) Write a Verilog code for Full adder in Behavioural modeling.

Design code



Test bench

```
testbench.sv
    1 // Code your testbench here
    2 // or browse Examples
   3 module Full_adder_test;
        reg a,b,cin;
        wire sum.cout:
        Full_adder dut(a,b,cin,sum,cout);
       initial begin
a=1'b0;b=1'b0;cin=1'b0;
  9 #5 a=1'b0;b=1'b0;cin=1'b1;
10 #5 a=1'b0;b=1'b1;cin=1'b0;
   11 #5 a=1'b0; b=1'b1; cin=1'b1;
  12 #5 a=1'b1;b=1'b0;cin=1'b0;
  13 #5 a=1'b1;b=1'b0;cin=1'b1;
  14 #5 a=1'b1;b=1'b1;cin=1'b0;
15 #5 a=1'b1;b=1'b1;cin=1'b1;
       initial begin
          $monitor("sim time=%0t,a=%b,b=%b,cin=%b,sum=%b,cout=%b",$time,a,b,cin,sum,cout);
$dumpfile("dump.vcd");
           $dumpvars(0,a,b,cin,sum,cout);
        end
  22 endmodule
```

Output

```
← Share

    Log

 [2025-04-24 15:54:58 UTC]
TOOL: xrun 23.09-s001: Started on Apr 24, 2025 at 11:54:59 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
        Top level design units:
                Full_adder_test
Loading snapshot worklib.Full_adder_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,cin=0,sum=0,cout=0
\verb|sim time=5|, a=0|, b=0|, \verb|cin=1|, \verb|sum=1|, \verb|cout=0|
sim time=10,a=0,b=1,cin=0,sum=1,cout=0
sim time=15.a=0.b=1.cin=1.sum=0.cout=1
sim time=20,a=1,b=0,cin=0,sum=1,cout=0
sim time=25,a=1,b=0,cin=1,sum=0,cout=1
sim time=30,a=1,b=1,cin=0,sum=0,cout=1
sim time=35,a=1,b=1,cin=1,sum=1,cout=1
xmsim: *W.RNQUIE: Simulation is complete.
xcelium> exit
                23.09-s001: Exiting on Apr 24, 2025 at 11:55:00 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
```



35) Write a Verilog code for Half adder in Behavioural modeling.

Design code

design.sv // Code your design here 2 module half_adder (a,b,s,cout); 3 input a,b; 4 output reg s,cout; 5 always @(a,b) 6 begin 7 {cout,s}=a+b;//s=a^b; 8 //cout=a&b; 9 end 10 endmodule


Test bench

```
testbench.sv
    1 // Code your testbench here
   2 // or browse Examples
   3 module half_adder_test;
        reg a,b;
        wire s,cout;
        half_adder dut(a,b,s,cout);
        initial begin
   8 a=1'b0; b=1'b0;
9 #5 a=1'b0; b=1'b1;
   10 #5 a=1'b1;b=1'b0;
   11 #5 a=1'b1;b=1'b1;
        end
        initial begin
    $monitor("sim time=%0t,a=%b,b=%b,s=%b,cout=%b",$time,a,b,s,cout);
$dumpfile("dump.vcd");
   13
   15
           $dumpvars(0,a,b,s,cout);
   16
        end
   18 endmodule
```

Output


```
    Log

          Share
              23.09-s001: Started on Apr 24, 2025 at 12:07:56 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               half_adder_test
Loading snapshot worklib.half_adder_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium≻ run
sim time=0,a=0,b=0,s=0,cout=0
sim time=5, a=0, b=1, s=1, cout=0
sim time=10,a=1,b=0,s=1,cout=0
sim time=15, a=1, b=1, s=0, cout=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 24, 2025 at 12:07:57 EDT (total: 00:00:01)
TOOL: xrun
Finding VCD file...
./dump.vcd
 [2025-04-24 16:07:57 UTC] Opening EPWave...
```



36) Write a Verilog code for 2:1 mux in Behavioural modeling.

Design code




Test bench

Output

```
≼Share

              23.09-s001: Started on Apr 24, 2025 at 12:19:32 EDT
TOOL:
       xrun
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               mux2 1 test
Loading snapshot worklib.mux2_1_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,s=0,i=00,y=0
sim time=5,s=0,i=01,y=1
sim time=10,s=1,i=01,y=0
sim time=15,s=1,i=11,y=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
               23.09-s001: Exiting on Apr 24, 2025 at 12:19:34 EDT (total: 00:00:02)
TOOL: xrun
Finding VCD file...
./dump.vcd
```



37) Write a Verilog code for 2:4 decoder in Behavioural modeling.

Design code

design.sv \oplus 1 // Code your design here 2 module decoder2_4(y,i); input [1:0]i; output reg [3:0]y; always @(i) 6 begin y[0]=(~i[1])&(~i[0]); y[1]=(~i[1])&(i[0]); y[2]=(i[1])&(~i[0]); 8 9 y[3]=(i[1])&(i[0]); 10 11 end 12 endmodule

Test bench


```
testbench.sv
    1 // Code your testbench here
   2 // or browse Examples
   3 module decoder2_4_test;
        reg [1:0]i;
        wire [3:0]y;
        decoder2_4 dut(y,i);
   6
        initial begin
   8
           {i}=0;
   9 #5
          {i}=1;
   10 #5
         {i}=2;
   11 #5 {i}=3;
   12
        end
        initial begin
   13
          $monitor("sim time=%0t,i=%b,y=%b",$time,i,y);
$dumpfile("dump.vcd");
   14
   15
          $dumpvars(1,decoder2_4_test);
   16
   17
        end
   18 endmodule
   19
```

Output

```
    Log


♣ Share

               23.09-s001: Started on Apr 24, 2025 at 12:32:07 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               decoder2_4_test
Loading snapshot worklib.decoder2_4_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i=00,y=0001
sim time=5,i=01,y=0010
sim time=10,i=10,y=0100
sim time=15, i=11, y=1000
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
               23.09-s001: Exiting on Apr 24, 2025 at 12:32:08 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
```



38) Write a Verilog code for Binary to Gray converter in Behavioural modeling.

Design code




Test bench

```
testbench.sv
           \oplus
    1 // Code your testbench here
   2 // or browse Examples
   3 module binary4_gray_test;
        reg [2:0]b;
        wire [2:0]g;
        integer i;
        binary4_gray dut(g,b);
        initial begin
          for (integer i=0; i<15; i++)
   9
             begin
   10
               b=i;
   11
             #2;
   12
             end
   13
        end
   14
        initial begin
   15
          $monitor("sim time+%0t,b=%b,g=%b",$time,b,g);
$dumpfile("dump.vcd");
   16
   17
   18
          $dumpvars(1,binary4_gray_test);
   19
        end
   20
      endmodule
```

Output

```
←Share

               23.09-s001: Started on Apr 24, 2025 at 12:42:57 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
               binary4_gray_test
Loading snapshot worklib.binary4_gray_test:sv ...... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time+0,b=000,g=000
sim time+2,b=001,g=001
sim time+4.b=010.q=011
sim time+6,b=011,g=010
sim time+8,b=100,g=110
sim time+10,b=101,g=111
sim time+12,b=110,q=101
sim time+14,b=111,g=100
sim time+16,b=000,g=000
sim time+18,b=001,g=001
sim time+20,b=010,g=011
sim time+22,b=011,g=010
sim time+24,b=100,g=110
sim time+26,b=101,g=111
sim time+28,b=110,q=101
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun
               23.09-s001: Exiting on Apr 24, 2025 at 12:42:58 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
```



39) Write a Verilog code for D Latch using 2:1 mux.

Design code

```
design.sv mux2_1 *

// Code your design here
2 'include "mux2_1"
3 module dlatch(d,clk,q);
4 input d,clk;
5 output q;
6 wire w;
7 mux2_1 m1({d,w},clk,w);
8 assign q=w;
9 endmodule
```


Design code of lower-level module

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module dlatch_test;
    reg d,clk;
    wire q;
    dlatch dut(d,clk,q);
    initial begin
7
8
           {clk,d}={1'b1,1'b0};
           {clk,d}={1'b0,1'b0};
9
          {clk,d}={1'b0,1'b1};
       #2
10
          {clk,d}={1'b1,1'b0};
       #2
11
      #2 {clk,d}={1'b1,1'b1};
12
13
    end
14
    initial begin
       $monitor("sim time=%0t,clk=%b,d=%b,q=%b",$time,clk,d,q);
15
       $dumpfile("dump.vcd");
16
17
       $dumpvars(1,dlatch_test);
    end
18
19 endmodule
```

Output

```
sim time=0,clk=1,d=0,q=0
sim time=2,clk=0,d=0,q=0
sim time=4,clk=0,d=1,q=0
sim time=6,clk=1,d=0,q=0
sim time=8,clk=1,d=1,q=1
xmsim: *W,RNQUIE: Simulation is complete.
```




40) Write a Verilog code for D latch Asynchronous reset.

Design code

```
1 // Code your design here
2 module d_latch(clk,rst,d,q);
    input clk,rst,d;
     output reg q;
     always @(clk,rst,d)
6
       begin
         if (rst)
7
8
           q<=0;
         else if (clk)
           q<=d;
10
         else
11
12
           q<=q;
       end
13
14 endmodule
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module d_latch_test;
    reg clk,rst,d;
    wire q;
    d_latch dut(clk,rst,d,q);
6
7
    initial begin
       clk=0;rst=1;
8
9
       #12 rst=0; d=0;
       #12 d=1;
10
       #20 $finish;
11
    end
12
    always
13
14
      #5 clk=~clk;
    initial begin
15
       $dumpfile("dump.vcd");
16
       $dumpvars(0,clk,rst,d,q);
17
    end
18
19 endmodule
```




41) Write a Verilog code for JK latch Asynchronous active low reset.

Design code

```
1 // Code your design here
2 module jk_latch(j,k,clk,rst,q);
     input clk,rst,j,k;
3
     output q;
5
     reg temp;
     assign q=temp;
6
7
     always @ (clk,rst,j,k)
8
       begin
         if (!rst)
9
           temp<=0;
10
         else if (clk)
11
           begin
12
              if (j==0 && k==0)
13
                temp<=temp;
14
              else if (j==0 && k==0)
15
16
                temp <= 0;
              else if (j==1 && k==0)
17
                temp<=1;
18
              else
19
20
                temp<=~temp;
            end
21
         else
22
23
            temp<=temp;
24
       end
   endmodule
25
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module jk_latch_test;
    reg clk,rst,j,k;
4
5
     wire temp;
     jk_latch dut(j,k,clk,rst,q);
     initial begin
7
8
       clk=0;rst=0;
9
       #3 rst=1;
       #10 {j,k}=0;
10
       #2 {j,k}=1;
11
       #3 {j,k}=2;
12
       #7 {j,k}=3;
13
       #100 $finish;
14
     end
15
     always
16
       #5 clk=~clk;
17
     initial begin
18
       $dumpfile ("dump.vcd");
19
       $dumpvars (0,clk,rst,j,k,q);
20
21
22 endmodule
```




42) Write a Verilog code for T FF Asynchronous reset.

Design code

```
1 // Code your design here
2 module t_ff (t,clk,rst,q);
     input t,clk,rst;
     output q;
4
     reg temp;
5
6
     assign q=temp;
     always @(posedge clk or posedge rst)
7
       begin
8
9
          if(rst)
10
            temp<=0;
          else if(t)
11
            temp<=(~temp);
12
13
          else
14
            temp<=temp;
       end
15
16 endmodule
```

Test bench

```
// Code your testbench here
2 // or browse Examples
3 module t_ff_test;
     reg t,clk,rst;
     wire q;
t_ff dut (t,clk,rst,q);
5
6
     always
7
       #5 clk=~clk;
8
     initial begin
9
       clk=0; rst=1;
10
11
       #10 rst=0;t=0;
12
       #15 t=1;
       #20 $finish;
13
     end
14
15
     initial begin
       $dumpfile("dump.vcd");
$dumpvars(1,t_ff_test);
16
17
18
     end
19 endmodule
```




43) Write a Verilog code for SR FF Synchronous reset.

Design code

```
1 // Code your design here
2 module sr_ff(clk,rst,s,r,q);
    input clk,rst,s,r;
3
    output q;
4
5
    reg temp;
6
    assign q=temp;
    always @(posedge clk)
7
       begin
8
9
         if(rst)
           temp<=0;
10
         else if(s==0&&r==0)
11
12
           temp<=temp;
         else if (s==0&&r==1)
13
           temp<=0;
14
         else if (s==1&&r==0)
15
           temp<=1;
16
17
         else if (s==1&&r==1)
           temp<=1'bx;
18
         else
19
20
           temp<=temp;
21
       end
22 endmodule
```

Test bench


```
1 // Code your testbench here
2 // or browse Examples
3 module sr_ff_test;
    reg clk,rst,s,r;
    wire q;
5
6
    sr_ff dut (clk,rst,s,r,q);
7
    initial begin
      clk=0;rst=1;
8
      #6 rst=0; {s,r}=0;
9
10
      #10 {s,r}=1;
      #10 {s,r}=2;
11
      #10 {s,r}=3;
12
      #20 $finish;
13
14
    end
15
    always
16
      #5 clk=~clk;
    initial begin
17
      $dumpfile("dump.vcd");
18
19
       $dumpvars(0,clk,rst,s,r,q);
    end
20
21 endmodule
```



44) Generate 2 clock each of 10ns time period and 50 percent duty. Clk2 is delayed version of clock1 by 5ns

Code

```
4 module test;
     reg clk1,clk2;
5
6
     real tp=10;
     real duty=50;
     real ton;
8
     initial begin
9
10
       clk1=0;
       #5 clk2=0;
11
       ton=(tp*duty/100);
12
       #50 $finish;
13
14
15
    always
      #5 clk1=(~clk1);
16
     always
17
        #(tp-ton) clk2=(\sim clk2);
18
19
     initial begin
20
21
       $dumpfile("dump.vcd");
       $dumpvars(0,clk1,clk2);
22
23
     end
24 endmodule
```




45) Generate clock for user defined time period and frequency.

This works for MHz frequency.

Code

```
1 // Code your testbench here
 2 // or browse Examples
3 module test;
     reg clk;
     real freq= 200;
     real tp, ton;
     real duty= 20;
8
     initial begin
        c1k=0;
9
        tp=(1000/freq);
10
        \mathsf{ton} \texttt{=} (\mathsf{tp} \texttt{*} \mathsf{duty}) / 100;
11
12
        #50 $finish;
13
     end
14
     always
        begin
15
16
          #(tp-ton) clk=1;
          #ton clk=0;
17
        end
18
     initial begin
19
        $dumpfile ("dump.vcd");
20
        $dumpvars(1,clk);
21
22
     end
23 endmodule
```



46) Write a Verilog code for the ALU using if-else.

Design code

```
1 // Code your design here
2 module alu(cntr,a,b,y);
3
    input [3:0]cntr;
    input [3:0]a;
input [3:0]b;
4
    output reg [7:0]y;
6
     always @(cntr,a,b)
8
q
     beain
       if (cntr == 4'b0000)
10
           y = a + b;
11
       else if (cntr == 4'b0001)
12
           y = a - b;
13
       else if (cntr == 4'b0010)
14
15
           y = a * b;
       else if (cntr == 4'b0011)
16
17
           y = a / b;
       else if (cntr == 4'b0100)
18
          y = a \& b;
19
20
       else if (cntr == 4'b0101)
21
           y = a \mid b;
       else if (cntr == 4'b0110)
22
           y = a \wedge b;
23
       else if (cntr == 4'b0111)
24
25
           y = \sim a;
       else if (cntr == 4'b1000)
26
27
           y = a << 1;
       else if (cntr == 4'b1001)
28
29
           y = a >> 1;
       else if (cntr == 4'b1010)
30
31
           y = (a > b);
       else if (cntr == 4'b1011)
32
33
           y = (a < b);
       else if (cntr == 4'b1100)
34
          y = (a === b);
35
36
           y = 8'b0;
37
38 end
39
40 endmodule
```

Test bench

```
// Code your testbench here
   // or browse Examples
   module alu_test;
    reg [3:0] cntr;
reg [3:0] a;
     reg [3:0]b;
     wire [7:0]y; integer i;
     alu dut(cntr,a,b,y);
        initial begin
a = 8'd15; b = 8'd10;
          for (integer i=0; i<13;i++)
            begin
#5 cntr=i;
             end
16
17
        end
     initial begin
        $monitor ("time=%0t,a=%b,b=%b,cntr=%b,y=%d",$time,a,b,cntr,y);
$dumpfile("dump.vcd");
        $dumpvars(0,a,b,cntr,y);
20
22 endmodule
```

Output

```
time=0,a=1111,b=1010,cntr=xxxx,y= 0
time=5,a=1111,b=1010,cntr=0000,y= 25
time=10,a=1111,b=1010,cntr=0011,y= 5
time=15,a=1111,b=1010,cntr=0011,y= 1
time=20,a=1111,b=1010,cntr=0101,y= 1
time=25,a=1111,b=1010,cntr=0101,y= 15
time=30,a=1111,b=1010,cntr=0101,y= 15
time=35,a=1111,b=1010,cntr=0111,y= 240
time=40,a=1111,b=1010,cntr=1011,y= 240
time=45,a=1111,b=1010,cntr=1000,y= 30
time=50,a=1111,b=1010,cntr=1001,y= 7
time=55,a=1111,b=1010,cntr=1011,y= 0
time=60,a=1111,b=1010,cntr=1011,y= 0
time=65,a=1111,b=1010,cntr=1100,y= 0
xmsim: *W,RNQUIE: Simulation is complete.
```

47) Write a Verilog code for the MOD 10 counter.

Design code


```
2 // or browse Examples
3 module counter_test;
4 reg clk,rst;
    wire [3:0] count;
   integer i;
   counter dut(clk,rst,count);
initial begin
      clk=0; rst=1;
10
      #6 rst=0;
      #100 $finish;
12
13
      always
        #5 clk=~clk;
14
     initial begin
15
       $monitor ("time=%0t,count=%d",$time,count);
$dumpfile("dump.vcd");
16
18
       $dumpvars(0,count);
19
     end
o endmodule
```

Test bench

```
// code your design here
2 module counter(clk,rst,count);
     input clk,rst;
3
    output [3:0]count;
    reg [3:0]temp;
5
    always @(posedge clk)
6
7
       begin
8
         if (rst)
9
           temp <= 0;
         else if (temp==4'd9)
10
           temp <= 0;
11
12
         else
13
           temp<=temp+1;
14
       end
     assign count=temp;
15
16 endmodule
```

Output

```
time=0,count= x
time=5,count= 0
time=15,count= 1
time=25,count= 2
time=35,count= 3
time=45,count= 4
time=55,count= 5
time=65,count= 6
time=75,count= 7
time=85,count= 8
time=95,count= 9
time=105,count= 0
```




48) Write a Verilog code for the 3 bit up asynchronous up counter.

Design code

```
1 // Code your design here
2 module up3counter(count,clk,rst);
    input clk,rst;
    output [2:0]count;
    reg [2:0]temp;
5
    always @(posedge clk or posedge rst)
6
      begin
         if (!rst)
8
9
           temp<=0;
10
         else
11
           temp<=temp+1;
       end
12
    assign count=temp;
13
14 endmodule
15
16
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module up3counter_test;
     reg clk,rst;
    wire [2:0] count;
up3counter dut(count,clk,rst);
5
6
     initial begin
7
       c1k= 0;
8
9
       rst= 0;
       #13 rst= 1;
10
       #100 $finish;
11
     end
12
       always #5 clk=~clk;
13
     initial begin
14
       $monitor("sim time=%0t,clk=%b,rst=%b,count=%b",$time,clk,rst,count);
$dumpfile("dump.vcd");
15
16
       $dumpvars(1,up3counter_test);
17
18
     end
19 endmodule
```




49) Write a Verilog code for the Parameterized up/down counter.

Design code

```
1 // Code your design here
2 module counterup_down #(parameter n=4)(clk,rst,cnt,count);
    input clk,rst,cnt;
    output [n-1:0]count;
    reg [n-1:0]temp;
    always @(posedge clk)
6
      begin
        if(rst)
8
9
          temp<=0;
        else if (cnt==1)
10
11
          temp= temp+1;
12
        else
13
          temp= temp-1;
      end
14
    assign count=temp;
15
16 endmodule
```

Test bench

```
\oplus
testbench.sv
    1 // Code your testbench here
    2 // or browse Examples
    3 module counterup_down_test;
        reg clk,rst,cnt;
        wire [dut.n-1:0] count;
        counterup_down dut(clk,rst,cnt,count);
    6
        initial begin
           clk=0;rst=1;
    8
    9
           #12 rst=0; cnt=1;
   10
           #100 cnt=0;
           #200 $finish;
   11
   12
        end
        always #5 clk=~clk;
   13
        initial begin
           \label{lem:lemonitor} $$\operatorname{monitor}("sim\ time=\%0t,c1k=\%b,rst=\%b,cnt=\%b,count=\%b",\$time,c1k,rst,cnt]$
   15
           ,count);
$dumpfile("dump.vcd");
   16
   17
           $dumpvars(0,clk,rst,cnt,count);
   18
   19
        end
   20 endmodule
   21
```



50) Write a Verilog code for Priority encoder using case z.

Design code

```
1 // Code your design here
2 module priority_encoder(y,i);
    input [7:0]i;
    output reg [2:0]y;
5
    always @(i)
6
      begin
      casez(i)
         8'b0000_0001:y=3'd0;
8
        8'b0000_001z:y=3'd1;
9
         8'b0000_01zz:y=3'd2;
10
        8'b0000_1zzz:y=3'd3;
11
        8'b0001_zzzz:y=3'd4;
12
         8'b001z_zzzz:y=3'd5;
13
         8'b01zz_zzzz:y=3'd6;
14
         8'b1zzz_zzzz:y=3'd7;
15
        default:y=3'dx;
16
      endcase
17
       end
19 endmodule
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module priority_encoder_test;
    reg [7:0]i;
    wire [2:0]y;
    integer a;
     priority_encoder dut(y,i);
     initial begin
      i=8'b00z1_x000;
9
      #5
           i=8'b000?_000x;
10
            i=8'b000x_0?00;
11
12
       #5;
       for(integer a=0; a<256; a=a+1)
13
14
         begin
           i=a;
15
           #5;
16
         end
17
     end
18
19
     initial begin
20
       $monitor("sim time=%0t,i=%b,y=%d",$time,i,y);
     end
21
22 endmodule
```

Output

```
sim time=0,i=00z1x000,y=4
sim time=5,i=000z000x,y=4
sim time=10,i=000x0z00,y=x
sim time=15,i=00000000,y=x
sim time=20,i=00000001,y=0
sim time=25,i=00000010,y=1
sim time=30,i=00000011,y=1
sim time=35,i=00000101,y=2
sim time=40,i=00000101,y=2
sim time=45,i=00000111,y=2
sim time=50,i=00000111,y=2
sim time=55,i=00001010,y=3
sim time=60,i=00001001,y=3
sim time=65.i=00001010.v=3
```

51) Write a Verilog code for Digital clock.

Design code

```
// Code your design here
module digital_clk (
input clk,
          input rst,
          output reg [3:0] hour,
output reg [5:0] minute,
output reg [5:0] second
10
11
          always @(posedge clk)
             begin
if (rst)
begin
bour
12
13
14
                       hour
15
                       minute <= 0;
                       second <= 0;
17
18
                end
             else
19
                 begin
                       if (second == 6'd59)
20
21
22
23
24
25
26
27
28
29
30
                          begin
                             second <= 0;
                              if (minute == 6'd59)
                                begin
                                   minute <= 0;
if (hour == 4'd11)
hour <= 0;
                                else
                                         hour <= hour + 1;
31
32
33
34
35
                                   minute <= minute + 1:
                       end
                    else
                             second <= second + 1;
36
37
                 end
    endmodule
```

Test bench

```
// Code your testbench here
2 // or browse Examples
3 module digital_clk_test;
     reg clk,rst;
    wire [3:0]hour;
wire [5:0]minute;
wire [5:0]second;
     digital_clk dut(clk,rst,hour,minute,second);
initial begin
       clk=0;rst=1;
10
       #10 rst=0;
#432000 $finish;
11
12
     end
13
    always
#5 clk=~clk;
14
15
     16
17
18
19
21 endmodule
```

```
0 x:x:x
5 0:0:0
15 0:0:1
25 0:0:2
35 0:0:3
45 0:0:4
55 0:0:5
65 0:0:6
75 0:0:7
85 0:0:8
95 0:0:9
105 0:0:10
115 0:0:11
125 0:0:12
135 0:0:13
145 0:0:14
155 0:0:15
165 0:0:16
175 0:0:17
```

52) Write a Verilog code for Even odd checker using function.

Design code

```
1 // Code your design here
2 module even(N, y);
   input [31:0] N;
   output y;
5
   assign y = eve(N);
6
   function eve (input [31:0]N);
      begin
        if (N%2== 0)
          eve = 1;
        else
          eve = 0;
      end
13
    endfunction
  endmodule
```

Testbench

```
1 // Code your testbench here
2 // or browse Examples
3 module even_test;
    reg [31:0] N;
4
    wire y;
    even dut (N, y);
6
    initial begin
7
8
      #10 N=2;
       #10 N = 3;
9
       #10 N = 100;
10
       #10 N = 255;
11
       #10 N = 0;
12
13
       #10 N = 1;
14
    end
    initial
15
    forever @(N)
16
17
       begin
       #1;
18
       if (y)
19
         $display("The number %Od is even", N);
20
21
         $display("The number %Od is odd", N);
22
23
     end
24 endmodule
25
```

53) Write a Verilog code for Prime number detector using function.

Design code

```
// Code your testbench here
// or browse Examples
module prime_detector_test;
reg [31:0] a;
prime_detector dut (a);
initial begin
a = 2;
end
endmodule
```

Test bench

```
1 // Code your design here
2 module prime_detector(input [31:0] a);
   reg prime;
3
4
5
     function prime_fun (input [31:0] a);
       integer i;
6
7
       begin
8
         if (a<2)
           prime_fun = 0;
9
         else begin
10
           prime_fun = 1;
11
12
           for (i = 2; i \le a/2; i = i + 1) begin
             if (a \% i == 0)
13
               prime_fun = 0;
14
           end
15
16
         end
17
       end
     endfunction
18
19
     always @(a) begin
20
21
       prime = prime_fun(a);
22
        if (prime)
         $display("%0d is a prime", a);
23
24
25
         $display("%0d is not a prime", a);
26
     end
27 endmodule
```

```
ccelium> run
2 is a prime
```

54) Write a Verilog code for Fibonacci series generator using function.

Code

```
1 module fibonacci_generator #(parameter N = 15);
2
     integer i;
     integer y;
3
     function integer fib(input integer n);
4
5
       integer a, b, temp, j;
6
       begin
         a = 0;
         b = 1;
8
         if (n == 0)
9
           fib = 0;
10
         else if (n == 1)
11
           fib = 1;
12
13
         else
           begin
14
             for (j = 2; j \le n; j = j + 1)
15
               begin
16
17
                  temp=a+b;
18
                  a=b;
19
                  b=temp;
20
                end
21
             fib=b;
22
           end
23
       end
     endfunction
24
25
     initial begin
      for (i=0; i<N; i=i+1)
26
         begin
27
           y = fib(i);
28
29
           $display("Fibonacci[%0d]=%0d",i,y);
30
     end
31
32 endmodule
```

```
Fibonacci[0]=0
Fibonacci[1]=1
Fibonacci[2]=1
Fibonacci[3]=2
Fibonacci[4]=3
Fibonacci[5]=5
Fibonacci[6]=8
Fibonacci[7]=13
Fibonacci[8]=21
Fibonacci[9]=34
Fibonacci[10]=55
Fibonacci[10]=55
Fibonacci[11]=89
Fibonacci[12]=144
Fibonacci[13]=233
Fibonacci[14]=377
```

55) Write a Verilog code generate pattern 0102030405.

<u>Code</u> <u>Output</u>

```
1 // Code your testbench here
2 // or browse Examples
3 /*module pattern;
    integer i,N=5;
4
5
    initial begin
       for (i=0; i<=9; i=i+1)
6
         if (i%2==0)
8
           $write("%0d",0);
9
10
             $write("%0d",(i+1)/2);
         end
11
12 endmodule*/
13 module pattern();
    initial
14
       begin
15
         for (integer i = 1; i <= 5; i++)
16
17
           begin
18
           $write("0%0d",i);
19
         end
20
       end
21 endmodule
```

```
pattern

Loading snapshot worklib.pattern:sv ................ Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
0102030405xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
```

56) Write a Verilog code generate pattern 122333444455555.

Code

```
1 // Code your testbench here
2 // or browse Examples
3 module pattern;
     integer i,j,N=5;
initial begin
5
       for (i=1;i<=N;i=i+1)
6
7
          begin
8
            for (j=1;j<=i;j=j+1)
9
            begin
              $write("%0d",i);
10
          end
11
12
       end
     end
13
14 endmodule
```

```
xcelium> run
122333444455555xmsim: *W,RNQUIE: Simulation is complete.
```

57) Write a Verilog code generate clock using task.


Design code

```
1 // Code your design here
2 module clock_generator (rst,clk);
3
    input rst;
    output reg clk;
    reg int_clk;
    assign clk=int_clk;
6
    task cg();
7
8
      begin
         if (rst)
9
           int_clk=0;
10
11
         else
           int_clk=~int_clk;
12
         #2;
13
       end
14
15
       endtask
16
     always
17
       begin
       cg();
18
19
       end
20 endmodule
```

Testbench

```
1 // Code your testbench here
2 // or browse Examples
3 module clock_generator_test;
    reg rst;
    wire clk;
    clock_generator dut(rst,clk);
6
7
    initial begin
      rst=1;
8
9
      #5 rst=0;
10
     #100 $finish;
11
     end
     initial begin
12
       $dumpfile("dump.vcd");
13
14
       $dumpvars(0,rst,clk);
     end
15
16 endmodule
```

Output Waveform



58) Write a Verilog code Frequency divider using task.


Design code

```
1 // Code your design here
2 module frequency_devider#(parameter N=5)(clk,rst,clk_out);
     input clk,rst;
3
     output clk_out;
4
     reg int_clk;
     integer count;
 6
     assign clk_out = int_clk;
7
     task freq_devi();
8
9
       begin
         count=count+1;
10
         if (count%N==0)
11
12
           begin
             int_clk=~int_clk;
13
             count=0;
14
           end
15
       end
16
17
     endtask
     always @(posedge clk or negedge clk)
18
19
       begin
20
         if (rst)
21
           begin
             int_clk=0;
22
23
             count=0;
24
           end
         else
25
26
           begin
             freq_devi();
27
28
           end
         end
29
30 endmodule
```

Testbench

```
1 // Code your testbench here
2 // or browse Examples
3 module frequency_devider_test;
4
    reg clk,rst;
5
    wire clk_out;
    frequency_devider dut(clk,rst,clk_out);
6
    initial begin
       clk=0;rst=1;
8
       #5 rst=0;
9
       #100 $finish;
10
11
    end
    always
12
      #5 clk=~clk;
13
    initial begin
14
       $dumpfile("dump.vcd");
15
       $dumpvars(0,clk,clk_out,rst);
16
17
     end
18 endmodule
```

Output waveform



59) Write a Verilog code factorial of a number.

Design code

```
1 // Code your design here
2 module factorial(N,y);
   input [31:0]N;
   output [63:0]y;
   assign y=fact(N);
    function automatic[63:0]fact (input [31:0]n);
      begin
7
8
        if (n>=1)
          fact = n*fact(n-1);
9
        else
10
          fact = 1;
11
12
    endfunction
13
14 endmodule
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module factorial_test;
    reg [31:0]N;
    wire [63:0]y;
    factorial dut(N,y);
     initial begin
7
8
      N=0;
       #5 N=4;
9
       #5 N=5;
10
       #6 N=6;
11
       #5 N=1;
12
13
     end
     initial begin
14
       $monitor ("%0d factorial is = %0d",N,y);
15
     end
16
17 endmodule
```

```
0 factorial is = 1
4 factorial is = 24
5 factorial is = 120
6 factorial is = 720
1 factorial is = 1
```

60) Write a Verilog code SISO.

Design code

```
1 // Code your design here
2 module siso(clk,rst,sin,sout);
    input clk,rst,sin;
    output sout;
4
5
    reg [3:0] temp;
    assign sout=temp[0];
    always @(posedge clk)
8
       begin
         if (rst)
9
           temp<=0;
10
         else
11
           temp<={sin,temp[3:1]};</pre>
12
13
14 endmodule
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module siiso_test;
   reg clk,rst,sin;
   wire sout;
    siso dut(clk,rst,sin,sout);
    initial begin
7
      clk=0;rst=1;
8
9
      #6 rst=0; sin=1;
      #9 sin=0;
10
      #10 sin=1;
11
      #10 sin=0;
12
      #10 sin=1;
13
14
      #10 sin=1;
       #100 $finish;
15
16
    end
17
    always
       #5 clk=~clk;
18
     initial begin
19
       $monitor("sim time=%0t,rst=%b,sin=%b,sout=%b",$time,rst,sin,sout);
20
       $dumpfile("dump.vcd");
21
       $dumpvars(0,clk,rst,sin,sout);
22
23
     end
24 endmodule
```

```
sim time=0,rst=1,sin=x,sout=x
sim time=5,rst=1,sin=x,sout=0
sim time=6,rst=0,sin=1,sout=0
sim time=15,rst=0,sin=0,sout=0
sim time=25,rst=0,sin=1,sout=0
sim time=35,rst=0,sin=0,sout=0
sim time=45,rst=0,sin=1,sout=0
sim time=55,rst=0,sin=1,sout=1
sim time=65,rst=0,sin=1,sout=1
sim time=65,rst=0,sin=1,sout=1
Simulation complete via $finish(1) at time 155 NS + 0
./testbench.sv:15 #100 $finish;
```

61) Write a Verilog code SIPO.

Design code

```
1 // Code your design here
2 module sipo(clk,rst,si,po);
    input clk,rst,si;
    output reg [3:0] po;
4
    reg [3:0] temp;
5
    always @(posedge clk or posedge rst)
6
7
       begin
         if(rst)
8
           temp<=0;
9
         else
10
11
             temp<={si,temp[3:1]};
12
         po<=temp;
       end
13
14 endmodule
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module sipo_test;
   reg clk,rst,si;
4
   wire [3:0] po;
    sipo dut(clk,rst,si,po);
6
    initial begin
7
8
     clk=0;rst=1;
9
      #12 rst=0; si=1;
      #12 si=1;
10
      #12 si=1;
11
      #12 si=1;
12
13
       #12 si=1;
       #200 $finish;
14
    end
15
    always
16
17
      #5 clk=~clk;
     initial begin
18
       $monitor("sim time=%0t,rst=%b,si=%b,po=%b",$time,rst,si,po);
19
       $dumpfile("dump.vcd");
20
21
       $dumpvars(0,clk,rst,si,po);
22
    end
23 endmodule
```

```
sim time=0,rst=1,si=x,po=xxxx
sim time=5,rst=1,si=x,po=0000
sim time=12,rst=0,si=1,po=0000
sim time=25,rst=0,si=1,po=1000
sim time=35,rst=0,si=1,po=1100
sim time=45,rst=0,si=1,po=1110
sim time=55,rst=0,si=1,po=1111
Simulation complete via $finish(1) at time./testbench.sv:14 #200 $finish;
```

62) Write a Verilog code PISO.

Design code

```
1 // Code your design here
2 module piso(clk,rst,cnt,pi,so);
    input clk,rst,cnt;
    input [3:0]pi;
5
    output reg so;
6
     reg [3:0]temp;
     always @ (posedge clk)
8
       begin
9
         if (rst)
            temp<=0;
10
         else
11
            begin
12
13
              if(cnt)
                temp<=pi;
14
15
              else
                temp<={1'b0,temp[3:1]};
16
17
            end
         so \leftarrow = temp[0];
18
19
       end
20 endmodule
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module piso_test;
   reg clk,rst,cnt;
5
   reg [3:0]pi;
   wire so;
6
    piso dut(clk,rst,cnt,pi,so);
8
    initial begin
9
      clk=0;rst=1;
10
      #12 rst=0; cnt=1; pi=4'b1010;
11
      #10 cnt=0;
      #200 $finish;
13
    end
14
    always
15
      #5 clk=~clk;
16
    initial begin
      $monitor ("sim time=%0t,rst=%b,cnt=%b,pi=%b,so=%b",$time,rst,cnt,pi,so);
17
      $dumpfile("dump.vcd");
18
19
      $dumpvars(0,clk,rst,cnt,pi,so);
    end
20
  endmodule
```

```
sim time=0,rst=1,cnt=x,pi=xxxx,so=x
sim time=12,rst=0,cnt=1,pi=1010,so=x
sim time=15,rst=0,cnt=1,pi=1010,so=0
sim time=22,rst=0,cnt=0,pi=1010,so=0
sim time=35,rst=0,cnt=0,pi=1010,so=1
sim time=45,rst=0,cnt=0,pi=1010,so=0
sim time=55,rst=0,cnt=0,pi=1010,so=1
sim time=65,rst=0,cnt=0,pi=1010,so=0
Simulation complete via $finish(1) at time 222 NS + 0
```

63) Write a Verilog code 3bit up-down counter using FSM.

Design code


```
// Code your design here
2 module up_down3bit(clk,rst,cnt,y);
3
     input clk,rst,cnt;
     output reg [2:0] y;
4
5
     reg [2:0]ps,ns;
     parameter s0=3'd0;
6
     parameter s1=3'd1;
 7
     parameter s2=3'd2;
8
     parameter s3=3'd3:
9
     parameter s4=3'd4;
10
     parameter s5=3'd5;
11
     parameter s6=3'd6;
12
     parameter s7=3'd7;
13
14
     always @(posedge clk)
15
       begin
          if(!rst)
16
17
            ps<=s0;
          else
18
19
            ps<=ns;
        end
20
21
     always @(ps,cnt)
       begin
22
23
          case(ps)
            s0:if(cnt)
24
25
              begin
26
                 ns \le s1;
                 y<=3'd0;
27
              end
28
29
            else
30
              begin
                 ns <= s7;
31
                 y<=3'd0;
32
33
              end
34
             s1:if(cnt)
35
              begin
36
                 ns<=s2;
                 y<=3'd1;
37
38
              end
            else
39
40
              begin
                ns \le s0;
41
42
                y<=3'd1;
43
              end
             s2:if(cnt)
44
45
              begin
46
                 ns<=s3;
47
                 y<=3'd2;
48
              end
            else
49
50
              begin
51
                 ns <= s1;
                 y <= 3'd2;
52
53
              end
             s3:if(cnt)
54
55
              begin
56
                 ns<=s4;
                y <= 3'd3;
57
58
              end
            else
59
60
              begin
                 ns <= s2;
61
                 y<=3'd3;
62
              end
```

```
s4:if(cnt)
64
65
                begin
                  ns <= s5;
66
                  y <= 3' d4;
67
68
                end
69
             else
70
                begin
 71
                  ns<=s3;
                  y<=3'd4;
 72
 73
                end
               s5:if(cnt)
74
 75
                begin
                  ns<=s6;
76
                  y <= 3' d5;
77
 78
                end
 79
             else
                begin
80
                  ns<=s4;
81
                  y<=3'd5;
82
83
                end
               s6:if(cnt)
84
85
                begin
86
                  ns <= s7;
                  y<=3'd6;
87
88
                end
             else
89
                begin
90
91
                  ns<=s5;
                  y<=3'd6;
92
93
                end
94
               s7:if(cnt)
                begin
95
                  ns \le s0;
96
                  y<=3'd7;
97
                end
98
99
             else
                begin
100
101
                  ns<=s6;
                  y<=3'd7;
102
103
                end
             default: begin
104
                ns<=s0;
105
106
                y <= 3' d0;
              end
107
108
           endcase
         end
109
110 endmodule
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module up_down3bit_test;
    reg clk,rst,cnt;
    wire [2:0] y;
up_down3bit dut(clk,rst,cnt,y);
     initial begin
8
       clk=0;rst=0;
       #15 rst=1; cnt=1;
10
       #80 cnt=0;
       #200 $finish;
11
12
     end
13
     always
       #5 clk=~clk;
14
15
     initial begin
       $monitor("sim time=%0t,clk=%b,rst=%b,cnt=%b,y=%b",$time,clk,rst,cnt,y);
16
       $dumpfile("dump.vcd");
17
18
       $dumpvars(0,clk,rst,cnt,y);
     end
19
20 endmodule
```

Output waveform



```
sim time=0,clk=0,rst=0,cnt=x,y=xxx
sim time=5.clk=1.rst=0.cnt=x.v=000
sim time=10,clk=0,rst=0,cnt=x,y=000
sim time=15,clk=1,rst=1,cnt=1,y=111
sim time=20,clk=0,rst=1,cnt=1,y=111
sim time=25,clk=1,rst=1,cnt=1,y=000
sim time=30,clk=0,rst=1,cnt=1,y=000
sim time=35,clk=1,rst=1,cnt=1,y=001
sim time=40,clk=0,rst=1,cnt=1,y=001
sim time=45,clk=1,rst=1,cnt=1,y=010
sim time=50,clk=0,rst=1,cnt=1,y=010
sim time=55,clk=1,rst=1,cnt=1,y=011
sim time=60,clk=0,rst=1,cnt=1,y=011
sim time=65,clk=1,rst=1,cnt=1,y=100
sim time=70,clk=0,rst=1,cnt=1,y=100
sim time=75,clk=1,rst=1,cnt=1,y=101
sim time=80,clk=0,rst=1,cnt=1,y=101
sim time=85,clk=1,rst=1,cnt=1,y=110
sim time=90,clk=0,rst=1,cnt=1,y=110
sim time=95,clk=1,rst=1,cnt=0,y=111
sim time=100,clk=0,rst=1,cnt=0,y=111
sim time=105,clk=1,rst=1,cnt=0,y=110
sim time=110,clk=0,rst=1,cnt=0,y=110
sim time=115,clk=1,rst=1,cnt=0,y=101
sim time=120,clk=0,rst=1,cnt=0,y=101
sim time=125,clk=1,rst=1,cnt=0,y=100
sim time=130,clk=0,rst=1,cnt=0,y=100
sim time=135,clk=1,rst=1,cnt=0,y=011
sim time=140,clk=0,rst=1,cnt=0,y=011
sim time=145,clk=1,rst=1,cnt=0,y=010
sim time=150,clk=0,rst=1,cnt=0,y=010
sim time=155,clk=1,rst=1,cnt=0,y=001
sim time=160,clk=0,rst=1,cnt=0,y=001
sim time=165,clk=1,rst=1,cnt=0,y=000
```

64) Write a Verilog code for 0-2-5-7 using FSM.

Design code

```
1 // Code your design here
2 module fsm0257(clk,rst,y);
     input clk,rst;
     output reg [2:0]y;
5
     reg [1:0]ps,ns;
     parameter s0=3'd0;
6
    parameter s2=3'd1;
     parameter s5=3'd2;
8
9
     parameter s7=3'd3;
     always @(posedge clk)
10
11
       begin
         if(rst)
12
13
           ps<=0;
         else
14
           ps<=ns;
15
       end
16
     always @(ps)
17
       begin
18
         case(ps)
19
           s0:begin
20
21
             ns<=s2;
             y <= 3' d0;
22
23
           end
           s2:begin
24
25
             ns<=s5;
             y<=3'd2;
26
27
           end
28
           s5:begin
29
             ns<=s7;
             y <= 3' d5;
30
           end
31
32
           s7:begin
33
             ns<=s0;
             y <= 3'd7;
34
35
           end
           default:begin
36
37
             ns<=s0;
             y <= 3'd0;
38
           end
39
40
         endcase
       end
41
42 endmodule
```


Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module fsm0257_test;
    reg clk,rst;
     wire [2:0]y;
     fsm0257 dut(clk,rst,y);
     initial begin
       clk=0;rst=1;
8
       #12 rst=0;
       #200 $finish;
10
     end
11
12
     always
       #5 clk=~clk;
13
     initial begin
14
       $monitor ("sim time=%0t,clk=%b,rst=%b,y=%b",$time,clk,rst,y);
$dumpfile("dump.vcd");
15
16
       $dumpvars(0,clk,rst,y);
17
     end
18
19 endmodule
```

Output

```
sim time=0,clk=0,rst=1,y=xxx
sim time=5,clk=1,rst=1,y=000
sim time=10,clk=0,rst=1,y=000
sim time=12,clk=0,rst=0,y=000
sim time=15,clk=1,rst=0,y=010
sim time=20,clk=0,rst=0,y=010
sim time=25,clk=1,rst=0,y=101
sim time=30,clk=0,rst=0,y=101
sim time=35,clk=1,rst=0,y=111
sim time=40,clk=0,rst=0,y=111
sim time=45,clk=1,rst=0,y=000
sim time=50,c1k=0,rst=0,y=000
sim time=55,clk=1,rst=0,y=010
sim time=60,clk=0,rst=0,y=010
sim time=65,clk=1,rst=0,y=101
sim time=70,clk=0,rst=0,y=101
sim time=75,clk=1,rst=0,y=111
sim time=80,clk=0,rst=0,y=111
sim time=85,clk=1,rst=0,y=000
sim time=90,c1k=0,rst=0,y=000
sim time=95,clk=1,rst=0,y=010
sim time=100,clk=0,rst=0,y=010
sim time=105,clk=1,rst=0,y=101
sim time=110,clk=0,rst=0,y=101
sim time=115,clk=1,rst=0,y=111
sim time=120,clk=0,rst=0,y=111
sim time=125,clk=1,rst=0,y=000
sim time=130,clk=0,rst=0,y=000
sim time=135,clk=1,rst=0,y=010
sim time=140,clk=0,rst=0,y=010
sim time=145,clk=1,rst=0,y=101
sim time=150,clk=0,rst=0,y=101
sim time=155.clk=1.rst=0.v=111
```

Output Waveform



65) Write a Verilog code for XOR using UDP.

Design code

```
// Code your design here

module xnor_gate_w(output y, input a, input b);
xnor_gate my_xnor(y, a, b);
endmodule
```

Test bench

```
1 // Code your testbench here
 2 // or browse Examples
3 primitive xnor_gate (out, a, b);
    output out;
    input a, b;
 5
 6
    table
        11:1;
 7
        0 0 : 1;
        10:0;
9
        10:0;
10
11
    endtable
12 endprimitive
13 module tb;
   reg a, b;
14
    wire y;
15
16 xnor_gate_w dut(y, a, b);
17 initial begin
        a = 0; b = 1;
18
     #10 a = 0; b =1'bx;
#10 a = 1'bx; b = 0;
19
20
     #10 a = 1'bx; b = 1;
21
22
     #10 a = 1; b = 1;
     #20 $finish;
23
24
     end
     initial begin
25
26
     monitor("a = \%b, b = \%b, y = \%b", a, b, y);
27
```

```
a = 0, b = 1, y = x

a = 0, b = x, y = x

a = x, b = 0, y = x

a = x, b = 1, y = x

a = 1, b = 1, y = 1
```

66) Write a Verilog code for JK FF using FSM.


Design code

```
module JK_fsm(clk,rst,j,k,y);
     input clk,rst,j,k;
     output reg y;
     reg ps,ns;
     parameter s0=1'b0;
     parameter s1=1'b1;
     always @(posedge clk)
       begin
          if (rst)
10
            ps<=s0;
          else
11
12
            ps<=ns;
       end
13
     always @(ps,j,k)
15
       begin
16
         case(ps)
            s0:if((j==1&&k==0)||(j==1&&k==1))
17
              begin
18
                ns<=s1;
19
20
                y<=1;
21
              end
22
            else
23
              begin
24
                ns<=s0;
25
                y<=0;
26
              end
            \mathsf{s1:if}((j{=}0\&\&k{=}1)\,|\,|\,(j{=}1\&\&k{=}1))
27
28
             begin
                ns<=s0;
29
30
                y<=0;
31
              end
32
            else
33
              begin
34
                ns<=s1:
35
                y<=1;
36
              end
            default:begin
37
38
              ns<=s0;
39
              y<=0;
40
            end
41
          endcase
       end
42
43 endmodule
```


Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module JK_fsm_test;
     reg clk,rst,j,k;
4
     wire y;
5
     JK_fsm dut(clk,rst,j,k,y);
6
     initial begin
       clk=0;rst=1;
8
9
       #15 rst=0; j=0; k=0;
10
       #10 j=0; k=1;
       #10 j=1; k=0;
11
       #10 j=1; k=1;
12
       #200 $finish;
13
14
     end
15
     always
16
       #5 clk=~clk;
     initial begin
17
       $dumpfile("dump.vcd");
18
       $dumpvars(0,clk,rst,j,k,y);
19
20
   endmodule
```

Output waveform



67) Write a Verilog code for




Design code

```
1 // Code your design here
2 module clk_gen(clk,rst,a,q);
     input clk,rst,a;
     output reg q;
     always @(posedge clk,posedge a,negedge a)
      begin
6
         if (rst)
8
           q<=0;
         else if(a)
9
           begin
10
             if (clk)
11
12
             q<=1;
           end
13
         else if (!a)
14
           q<=0;
15
         else
16
           q<=q;
17
       end
18
19 endmodule
```

Test bench

```
1 // Code your testbench here
 2 // or browse Examples
3 module clk_gen_test;
    reg clk,rst,a;
4
5
     wire q;
     clk_gen dut(clk,rst,a,q);
6
     initial begin
       clk=0;rst=1;
8
9
       #12 rst=0;
       #2 a=1;
10
       #7 a=0;
11
       #2 a=1;
12
13
       #6 a=0;
       #20 $finish;
14
     end
15
16
     always
17
       #5 clk=~clk;
18
     initial begin
       $dumpfile("dump.vcd");
19
20
       $dumpvars(1,clk_gen_test);
21
     end
22 endmodule
```

Output Waveform



68) Write a Verilog code to generate clock of 0.5ns,5ns,3ns time period.

Design code

```
1 // Code your testbench here
2 // or browse Examples
  timescale 1ns/1ps;
4 //*********
                5 /*module test;
   reg clk;
   initial begin
     c1k=0;
8
     #20 $finish;
9
10
   end
   always
11
     #1.5 clk=~clk;
12
13
   initial begin
     $dumpfile("dump.vcd");
14
     $dumpvars(0,clk);
15
16
17 endmodule*/
19 /*module test;
   reg clk;
20
21
   initial begin
     c1k=0;
22
     #20 $finish;
23
24
   end
25
  always
26
     #2.5 clk=~clk;
   initial begin
27
     $dumpfile("dump.vcd");
28
29
     $dumpvars(0,clk);
30
   end
31 endmodule #/
33 module test;
  reg clk;
34
   initial begin
35
36
     c1k=0;
     #20 $finish;
37
   end
38
   always
39
40
     #0.25 clk=~clk;
41
   initial begin
     $dumpfile("dump.vcd");
42
     $dumpvars(0,clk);
43
44
45 endmodule
```

Output Wave form for 0.5 ns

