

KVLSI PG DIPLOMA COURSE

NAME: BHAVAN KUMAR

ROLL NO: KVLSI2501110

VERILOG HDL

Introduction

I enrolled in the KVL SI course to build industry-ready skills in digital design and VLSI system development through a structured, hands-on learning approach. In the first two phases of the course, I developed a solid foundation in digital system design and RTL implementation. **Phase 1: Design of Digital Systems** focused on understanding the fundamentals of digital logic, including Boolean algebra, combinational and sequential circuits, and the design of Finite State Machines (FSMs) using both Mealy and Moore models. I learned to optimize state machines, design basic data path components like adders and multiplexers, and conceptualize complete digital subsystems from specifications.

Building on that, **Phase 2: RTL Implementation** introduced me to Verilog HDL for writing synthesizable Register Transfer Level (RTL) code. I gained hands-on experience in modeling digital designs using Verilog constructs, structuring hierarchical modules, and implementing FSMs in code. I also learned to write simple testbenches for simulation and waveform analysis, and understood the importance of writing clean, synthesizable code using good design practices such as proper clocking and reset handling. These two phases together have equipped me with the essential skills to model and implement digital logic systems and prepared me for the next phase in functional verification.

Here I had done the document of some codes that I had written and implemented during my course.

1) Design and implement 2:1 MUX using Gate level modeling and Data flow modeling.

Expression for 2:1 MUX is $Y = S'I_0 + SI_1$

Data flow modeling design code

```
design sv
1 // Code your design here
2 module mux_21(i0,i1,s,y);
3   input i0,i1,s;
4   output y;
5   assign y=((~s)&i0)|(s&i1);
6 endmodule
```

Test bench


```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module mux_21_test;
4   reg i0,i1,s;
5   wire y;
6   mux_21 dut(.i0(i0),.i1(i1),.s(s),.y(y));
7   initial begin
8     s=1'b0;i0=1'b0;i1=1'b0;
9     #5 s=1'b0;i0=1'b0;i1=1'b1;
10    #5 s=1'b0;i0=1'b1;i1=1'b0;
11    #5 s=1'b0;i0=1'b1;i1=1'b1;
12    #5 s=1'b1;i0=1'b0;i1=1'b0;
13    #5 s=1'b1;i0=1'b0;i1=1'b1;
14    #5 s=1'b1;i0=1'b1;i1=1'b0;
15    #5 s=1'b1;i0=1'b1;i1=1'b1;
16  end
17  initial begin
18    $monitor("sim time=%0t,i0=%b,i1=%b,s=%b,y=%b", $time,i0,i1,s,y);
19    $dumpfile("dump.vcd");
20    $dumpvars(0,i0,i1,s,y);
21  end
22 endmodule
```

Gate level modeling design code

```
design sv
1 // Code your design here
2 module mux_21(i0,i1,s,y);
3   input i0,i1,s;
4   output y;
5   wire w1,w2,w3;
6   not n1(w1,s);
7   and a1(w2,i0,w1);
8   and a2(w3,i1,s);
9   or o1(y,w2,w3);
10 endmodule
```

Output:

```
Log Share
[2025-04-09 11:48:07 UTC] xrun -Q -unbuffered "-timescale" "1ns/1ns" "-sysv" "-access" "+rw" design sv testbench sv
TOOL: xrun 23.09-s001: Started on Apr 09, 2025 at 07:48:07 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
mux_21_test
Loading snapshot worklib.mux_21_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i0=0,i1=0,s=0,y=0
sim time=5,i0=0,i1=1,s=0,y=0
sim time=10,i0=1,i1=0,s=0,y=1
sim time=15,i0=1,i1=1,s=0,y=1
sim time=20,i0=0,i1=0,s=1,y=0
sim time=25,i0=0,i1=1,s=1,y=1
sim time=30,i0=1,i1=0,s=1,y=0
sim time=35,i0=1,i1=1,s=1,y=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 09, 2025 at 07:48:08 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-09 11:48:09 UTC] Opening EPWave...
Done
```

Output waveform

2) Design Full adder using Gate level modeling and Data flow modeling.

Expression of a Full adder for Sum is $S = A \oplus B \oplus C$ Carry is $Cout = AB + BC + CA$ Data flow modeling design code

```

design sv
1 module full_adder(a,b,c,s,cout);
2   input a,b,c;
3   output s,cout;
4   assign s=a^b^c;
5   assign cout=(a&b)|(b&c)|(c&a);
6 endmodule

```

Test bench

```

testbench sv
1 module full_adder_test;
2   reg a,b,c;
3   wire s,cout;
4   full_adder dut(a,b,c,s,cout);
5   initial begin
6     a=1'b0;b=1'b0;c=1'b0;
7   #5 a=1'b0;b=1'b0;c=1'b1;
8   #5 a=1'b0;b=1'b1;c=1'b0;
9   #5 a=1'b0;b=1'b1;c=1'b1;
10  #5 a=1'b1;b=1'b0;c=1'b0;
11  #5 a=1'b1;b=1'b0;c=1'b1;
12  #5 a=1'b1;b=1'b1;c=1'b0;
13  #5 a=1'b1;b=1'b1;c=1'b1;
14 end
15 initial begin
16   $monitor("sim time=%0t,a=%b,b=%b,c=%b,s=%b,cout=%b", $time,a,b,c,s,cout);
17   $dumpfile("dump.vcd");
18   $dumpvars(0,a,b,c,s,cout);
19 end
20 endmodule

```

Gate level modeling design code

```

design sv
1 module full_adder(a,b,c,s,cout);
2   input a,b,c;
3   output s,cout;
4   wire w1,w2,w3;
5   xor x1(s,a,b,c);
6   and a1(w1,a,b);
7   and a2(w2,b,c);
8   and a3(w3,c,a);
9   or o1(cout,w1,w2,w3);
10 endmodule


```

Output:

```

Log Share
[2025-04-09 12:31:58 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design sv testbench sv
TOOL: xrun 23.09-s001: Started on Apr 09, 2025 at 08:31:58 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
full_adder_test
Loading snapshot worklib.full_adder_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,c=0,s=0,cout=0
sim time=5,a=0,b=0,c=1,s=1,cout=0
sim time=10,a=0,b=1,c=0,s=1,cout=0
sim time=15,a=0,b=1,c=1,s=0,cout=1
sim time=20,a=1,b=0,c=0,s=1,cout=0
sim time=25,a=1,b=0,c=1,s=0,cout=1
sim time=30,a=1,b=1,c=0,s=1,cout=1
sim time=35,a=1,b=1,c=1,s=1,cout=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 09, 2025 at 08:31:59 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-09 12:31:59 UTC] Opening EPWave...
Done

```

Output waveform

3) Design Half adder using Gate level modeling and Data flow modeling.

Expression of Half adder for Sum is $S=A \oplus B$ Carry is $Cout=AB$ Data flow modeling design code

```

design.v
1 module half_adder(a,b,s,cout);
2   input a,b;
3   output s,cout;
4   assign s=a^b;
5   assign cout=a&b;
6 endmodule

```

Test bench

```

testbench.v
1 module half_adder_test;
2   reg a,b;
3   wire s,cout;
4   half_adder dut(a,b,s,cout);
5   initial begin
6     a=1'b0;b=1'b0;
7   #5 a=1'b0;b=1'b1;
8   #5 a=1'b1;b=1'b0;
9   #5 a=1'b1;b=1'b1;
10  end
11  initial begin
12    $monitor("sim time=%0t,a=%b,b=%b,s=%b,cout=%b", $time,a,b,s,cout);
13    $dumpfile("dump.vcd");
14    $dumpvars(0,a,b,s,cout);
15  end
16 endmodule

```

Gate level modeling design code

```

design.v
1 // Code your design here
2 module half_adder(a,b,s,cout);
3   input a,b;
4   output s,cout;
5   wire w1,w2;
6   xor x1(s,a,b);
7   and a1(w1,a,b);
8   and a2(w2,a,b);
9   or o1(cout,w1,w2);
10 endmodule


```

Output:

```

@Log  Share
[2025-04-09 13:02:58 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' 'rw' design.v testbench.v
TOOL: xrun 23.09-s001: Started on Apr 09, 2025 at 09:02:58 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
  xor x1(s,a,b);
  |
xmvlog: "W,UEXPSC (design.v,6|16): Ignored unexpected semicolon following SystemVerilog description keyword (b).
Top level design units:
  half_adder_test
Loading snapshot worklib.half_adder_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,s=0,cout=0
sim time=5,a=0,b=1,s=1,cout=0
sim time=10,a=1,b=0,s=1,cout=0
sim time=15,a=1,b=1,s=0,cout=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 09, 2025 at 09:02:59 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-09 13:03:00 UTC] Opening EPWave...
Done

```

Output waveform

4) Design Half subtractor using Gate level modeling and Data flow modeling.

Expression of Half subtractor for Difference is $\text{Diff} = A \oplus B$

Borrow is $\text{Bor} = A'B$

Data flow modeling design code

```
design.sv
1 module half_subtractor(a,b,diff,bor);
2   input a,b;
3   output diff,bor;
4   assign diff=a^b;
5   assign bor=(~a)&b;
6 endmodule
```

Test bench


```
testbench.sv
1 module half_subtractor;
2   reg a,b;
3   wire diff,borr;
4   half_subtractor dut(a,b,diff,bor);
5   initial begin
6     a=1'b0;b=1'b0;
7     #5 a=1'b0;b=1'b1;
8     #5 a=1'b1;b=1'b0;
9     #5 a=1'b1;b=1'b1;
10  end
11  initial begin
12    $monitor("sim time=%0t,a=%b,b=%b,diff=%b,bor=%b", $time,a,b,diff,bor);
13    $dumpfile("dump.vcd");
14    $dumpvars(0,a,b,diff,bor);
15  end
16 endmodule
```

Gate level modeling design code

```
design.sv
1 module half_subtractor(a,b,diff,bor);
2   input a,b;
3   output diff,bor;
4   wire w1;
5   not n1(w1,a);
6   xor x1(diff,a,b);
7   and a1(bor,w1,b);
8 endmodule
```

Output:

```
Log Share
[2025-04-09 13:40:50 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 09, 2025 at 09:40:51 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
half_subtractor
Loading snapshot worklib.half_subtractor.sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,diff=0,bor=0
sim time=5,a=0,b=1,diff=1,bor=1
sim time=10,a=1,b=0,diff=1,bor=0
sim time=15,a=1,b=1,diff=0,bor=0
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 09, 2025 at 09:40:52 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-09 13:40:52 UTC] Opening EPWave...
Done
```

Output waveform

5) Design Full subtractor using Gate level modeling and Data flow modeling.

Expression of Full subtractor for Difference is $\text{Diff} = A \oplus B \oplus C$

Borrow is $\text{Bor} = A'B + BC + A'C$

Data flow modeling design code

```
design sv
1 module full_subtractor(a,b,c,diff,bor);
2   input a,b,c;
3   output diff,bor;
4   assign diff=a^b^c;
5   assign bor=((~a)&b) | (b&c) | (c&(~a));
6 endmodule
7
```

Test bench


```
testbench sv
1 module full_subtractor_test;
2   reg a,b,c;
3   wire diff,bor;
4   full_subtractor dut(a,b,c,diff,bor);
5   initial begin
6     a=1'b0;b=1'b0;c=1'b0;
7   #5 a=1'b0;b=1'b0;c=1'b1;
8   #5 a=1'b0;b=1'b1;c=1'b0;
9   #5 a=1'b0;b=1'b1;c=1'b1;
10  #5 a=1'b1;b=1'b0;c=1'b0;
11  #5 a=1'b1;b=1'b0;c=1'b1;
12  #5 a=1'b1;b=1'b1;c=1'b0;
13  #5 a=1'b1;b=1'b1;c=1'b1;
14 end
15 initial begin
16   $monitor("sim time=%0t,a=%b,b=%b,c=%b,diff=%b,bor=%b", $time,a,b,c,diff,bor);
17   $dumpfile("dump.vcd");
18   $dumpvars(0,a,b,c,diff,bor);
19 end
20 endmodule
```

Gate level modeling design code

```
design sv
1 module full_subtractor(a,b,c,diff,bor);
2   input a,b,c;
3   output diff,bor;
4   wire w1,w2,w3,w4;
5   not n1(w1,a);
6   xor x1(diff,a,b,c);
7   and a1(w2,w1,b);
8   and a2(w3,b,c);
9   and a3(w4,c,w1);
10  or o1(bor,w2,w3,w4);
11 endmodule
```

Output:

```
Log Share
[2025-04-09 14:25:48 UTC] xrun -O -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 09, 2025 at 10:25:48 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
full_subtractor_test
Loading snapshot worklib.full_subtractor_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,c=0,diff=0,bor=0
sim time=5,a=0,b=0,c=1,diff=1,bor=1
sim time=10,a=0,b=1,c=0,diff=1,bor=1
sim time=15,a=0,b=1,c=1,diff=0,bor=1
sim time=20,a=1,b=0,c=0,diff=1,bor=0
sim time=25,a=1,b=0,c=1,diff=0,bor=0
sim time=30,a=1,b=1,c=0,diff=0,bor=0
sim time=35,a=1,b=1,c=1,diff=1,bor=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 09, 2025 at 10:25:50 EDT (total: 00:00:02)
Finding VCD file...
./dump.vcd
[2025-04-09 14:25:50 UTC] Opening EPWave...
Done
```

Output waveform

6) Design 2bit Comparator using Gate level modeling and Data flow modeling.

Expression of 2bit Comparator for Equal is $E = (A1 \odot B1)(A0 \odot B0)$

Greater than is $G = A1B1' + A0B1'B0' + A1A0B0'$

Less than is $L = A1'B1 + A0'B1B0 + A1'A0'B0$

Data flow modeling design code

```
design.sv
1 module comparator_2(a1,a0,b1,b0,e,g,l);
2   input a1,a0,b1,b0;
3   output e,g,l;
4   assign e=~(a1^b1)&~(a0^b0);
5   assign g=(a1&~b1)|(a1&~b1&~b0)|(a1&a0&~b0);
6   assign l=((~a1)&b1)|((~a0)&b1&b0)|((~a1)&~a0&b0);
7 endmodule
```

Gate level modeling design code

```
design.sv
1 module comparator_2(a1,a0,b1,b0,e,g,l);
2   input a1,a0,b1,b0;
3   output e,g,l;
4   wire w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12;
5   not N1(w1,a1);
6   not N2(w2,a0);
7   not N3(w3,b1);
8   not N4(w4,b0);
9   xnor X1(w5,a1,b1);
10  xnor X2(w6,a0,b0);
11  and A1(e,w5,w6);
12  and A2(w7,a1,w3);
13  and A3(w8,a0,w3,w4);
14  and A4(w9,a1,a0,w4);
15  or O1(g,w7,w8,w9);
16  and A5(w10,w1,b1);
17  and A6(w11,w2,b1,b0);
18  and A7(w12,w1,w2,b0);
19  or O2(l,w10,w11,w12);
20 endmodule
```


Test bench

```

testbench.sv
1 module comparator_2_test;
2   reg a1,a0,b1,b0;
3   wire e,g,l;
4   comparator_2 dut(a1,a0,b1,b0,e,g,l);
5   initial begin
6     a1=1'b0;a0=1'b0;b1=1'b0;b0=1'b0;
7   #5 a1=1'b0;a0=1'b0;b1=1'b0;b0=1'b1;
8   #5 a1=1'b0;a0=1'b0;b1=1'b1;b0=1'b0;
9   #5 a1=1'b0;a0=1'b0;b1=1'b1;b0=1'b1;
10  #5 a1=1'b0;a0=1'b1;b1=1'b0;b0=1'b0;
11  #5 a1=1'b0;a0=1'b1;b1=1'b0;b0=1'b1;
12  #5 a1=1'b0;a0=1'b1;b1=1'b1;b0=1'b0;
13  #5 a1=1'b0;a0=1'b1;b1=1'b1;b0=1'b1;
14  #5 a1=1'b1;a0=1'b0;b1=1'b0;b0=1'b0;
15  #5 a1=1'b1;a0=1'b0;b1=1'b0;b0=1'b1;
16  #5 a1=1'b1;a0=1'b0;b1=1'b1;b0=1'b0;
17  #5 a1=1'b1;a0=1'b0;b1=1'b1;b0=1'b1;
18  #5 a1=1'b1;a0=1'b1;b1=1'b0;b0=1'b0;
19  #5 a1=1'b1;a0=1'b1;b1=1'b0;b0=1'b1;
20  #5 a1=1'b1;a0=1'b1;b1=1'b1;b0=1'b0;
21  #5 a1=1'b1;a0=1'b1;b1=1'b1;b0=1'b1;
22  end
23  initial begin
24    $monitor("sim time=%0t,a1=%b,a0=%b,b1=%b,b0=%b,e=%b,g=%b,l=%b", $time,a1,a0,b1,b0,e,g,l);
25    $dumpfile("dump.vcd");
26    $dumpvars(0,comparator_2_test);
27  end
28 endmodule
29

```


Output

```

Log Share
[2025-04-09 16:03:51 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 09, 2025 at 12:03:51 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
comparator_2_test
Loading snapshot worklib.comparator_2_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a1=0,a0=0,b1=0,b0=0,e=1,g=0,l=0
sim time=5,a1=0,a0=0,b1=0,b0=1,e=0,g=0,l=1
sim time=10,a1=0,a0=0,b1=1,b0=0,e=0,g=0,l=1
sim time=15,a1=0,a0=0,b1=1,b0=1,e=0,g=0,l=1
sim time=20,a1=0,a0=1,b1=0,b0=0,e=0,g=0,l=0
sim time=25,a1=0,a0=1,b1=0,b0=1,e=1,g=0,l=0
sim time=30,a1=0,a0=1,b1=1,b0=0,e=0,g=0,l=1
sim time=35,a1=0,a0=1,b1=1,b0=1,e=0,g=0,l=1
sim time=40,a1=1,a0=0,b1=0,b0=0,e=0,g=1,l=0
sim time=45,a1=1,a0=0,b1=0,b0=1,e=0,g=1,l=0
sim time=50,a1=1,a0=0,b1=1,b0=0,e=1,g=0,l=0
sim time=55,a1=1,a0=0,b1=1,b0=1,e=0,g=0,l=1
sim time=60,a1=1,a0=1,b1=0,b0=0,e=0,g=1,l=0
sim time=65,a1=1,a0=1,b1=0,b0=1,e=0,g=1,l=0
sim time=70,a1=1,a0=1,b1=1,b0=0,e=0,g=1,l=0
sim time=75,a1=1,a0=1,b1=1,b0=1,e=1,g=0,l=0
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 09, 2025 at 12:03:53 EDT (total: 00:00:02)
Finding VCD file...
./dump.vcd
[2025-04-09 16:03:53 UTC] Opening EPWave...
Done

```

Output waveform



- 7) Design 2 input XOR using NAND gate using Gate level modeling and Data flow modeling.

Expression of 2 input XOR is $Y=A'B+AB'$

Data flow modeling design code

```
design sv
1 module XOR_nand_2(y,a,b);
2   input a,b;
3   output y;
4   assign y=((~a)&b)|(a&(~b));
5 endmodule
```

Test bench

```
testbench sv
1 module XOR_nand_2_test;
2   reg a,b;
3   wire y;
4   XOR_nand_2 dut(y,a,b);
5   initial begin
6     a=1'b0;b=1'b0;
7   #5 a=1'b0;b=1'b1;
8   #5 a=1'b1;b=1'b0;
9   #5 a=1'b1;b=1'b1;
10  end
11  initial begin
12    $monitor("sim time=%0t,a=%b,b=%b,y=%b", $time,a,b,y);
13    $dumpfile("dump.vcd");
14    $dumpvars(0,a,b,y);
15  end
16 endmodule
```


Gate level modeling design code

```
design sv
1 module XOR_nand_2(y,a,b);
2   input a,b;
3   output y;
4   wire w1,w2,w3;
5   nand N1(w1,a,b);
6   nand N2(w2,w1,a);
7   nand N3(w3,w1,b);
8   nand N4(y,w2,w3);
9 endmodule
```

Output:

```
Log Share
[2025-04-09 17:43:12 UTC] xrun -Q -unbuffered "-timescale" "1ns/1ns" "-sysv" "-access" "+rw" design sv testbench sv
TOOL: xrun 23.09-s001: Started on Apr 09, 2025 at 13:43:13 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
XOR_nand_2_test
Loading snapshot worklib.XOR_nand_2_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,y=0
sim time=5,a=0,b=1,y=1
sim time=10,a=1,b=0,y=1
sim time=15,a=1,b=1,y=0
xmsim: =W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 09, 2025 at 13:43:14 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-09 17:43:15 UTC] Opening EPWave...
Done
```

Output waveform



- 8) Design and implement 2:1 MUX using
- NAND gate using Gate level modeling and Data flow modeling.
 - Tristate buffer using Gate level modeling and Data flow modeling

Expression for 2:1 MUX is $Y = S'I_0 + SI_1$

Data flow modeling design code

```
design.sv
1 module mux2_1nand(y,i0,i1,s);
2   input i0,i1,s;
3   output y;
4   assign y=((~s)&i0)|(s&i1);
5 endmodule
6
```

- a. Gate level modeling design code using NAND gate

```
design.sv
1 module mux2_1nand(y,i0,i1,s);
2   input i0,i1,s;
3   output y;
4   wire w1,w2,w3;
5   nand n1(w1,s);
6   nand n2(w2,i0,w1);
7   nand n3(w3,i1,s);
8   nand n4(y,w2,w3);
9 endmodule
```

Test bench


```
testbench.sv
1 module mux2_1nand_test;
2   reg i0,i1,s;
3   wire y;
4   mux2_1nand dut(y,i0,i1,s);
5   initial begin
6     s=1'b0;i0=1'b0;i1=1'b0;
7     #5 s=1'b0;i0=1'b0;i1=1'b1;
8     #5 s=1'b0;i0=1'b1;i1=1'b0;
9     #5 s=1'b0;i0=1'b1;i1=1'b1;
10    #5 s=1'b1;i0=1'b0;i1=1'b0;
11    #5 s=1'b1;i0=1'b0;i1=1'b1;
12    #5 s=1'b1;i0=1'b1;i1=1'b0;
13    #5 s=1'b1;i0=1'b1;i1=1'b1;
14  end
15  initial begin
16    $monitor("sim time=%0t,i0=%b,i1=%b,s=%b,y=%b", $time,i0,i1,s,y);
17    $dumpfile("dump.vcd");
18    $dumpvars(0,i0,i1,s,y);
19  end
20 endmodule
```

Output:

```

[2025-04-09 18:47:06 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 09, 2025 at 14:47:07 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
mux2_1nand_test
Loading snapshot worklib.mux2_1nand_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i0=0,i1=0,s=0,y=0
sim time=5,i0=0,i1=1,s=0,y=0
sim time=10,i0=1,i1=0,s=0,y=1
sim time=15,i0=1,i1=1,s=0,y=1
sim time=20,i0=0,i1=0,s=1,y=0
sim time=25,i0=0,i1=1,s=1,y=1
sim time=30,i0=1,i1=0,s=1,y=0
sim time=35,i0=1,i1=1,s=1,y=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 09, 2025 at 14:47:08 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-09 18:47:08 UTC] Opening EPWave...
Done

```

Output waveformb. Gate level modeling design code using tristate bufferTest bench

```

design.sv
1 // Code your design here
2 module mux_tristate(y,i0,i1,s);
3   input i0,i1,s;
4   output y;
5   bufif0 b1(y,i0,s);
6   bufif1 b2(y,i1,s);
7 endmodule

```

```


testbench.sv
1 // Code your testbench here
2 // or browse Examples
3 module mux_tristate_test;
4   reg i0,i1,s;
5   wire y;
6   mux_tristate dut(y,i0,i1,s);
7   initial begin
8     /*s=1'b0;i0=1'b0;i1=1'b0;*/{s,i0,i1}=0;
9     #5 /*s=1'b0;i0=1'b0;i1=1'b1;*/{s,i0,i1}=1;
10    #5 /*s=1'b0;i0=1'b1;i1=1'b0;*/{s,i0,i1}=2;
11    #5 /*s=1'b0;i0=1'b1;i1=1'b1;*/{s,i0,i1}=3;
12    #5 /*s=1'b1;i0=1'b0;i1=1'b0;*/{s,i0,i1}=4;
13    #5 /*s=1'b1;i0=1'b0;i1=1'b1;*/{s,i0,i1}=5;
14    #5 /*s=1'b1;i0=1'b1;i1=1'b0;*/{s,i0,i1}=6;
15    #5 /*s=1'b1;i0=1'b1;i1=1'b1;*/{s,i0,i1}=7;
16  end
17  initial begin
18    $monitor("sim time=%0t,i0=%b,i1=%b,s=%b,y=%b", $time,i0,i1,s,y);
19    $dumpfile("dump.vcd");
20    $dumpvars(1,mux_tristate_test);
21  end
22 endmodule
23

```

Output

```
Log Share
[2025-04-14 11:40:48 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 14, 2025 at 07:40:48 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
    Top level design units:
        mux_tristate_test
Loading snapshot worklib.mux_tristate_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i0=0,i1=0,s=0,y=0
sim time=5,i0=0,i1=1,s=0,y=0
sim time=10,i0=1,i1=0,s=0,y=1
sim time=15,i0=1,i1=1,s=0,y=1
sim time=20,i0=0,i1=0,s=1,y=0
sim time=25,i0=0,i1=1,s=1,y=1
sim time=30,i0=1,i1=0,s=1,y=0
sim time=35,i0=1,i1=1,s=1,y=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 14, 2025 at 07:40:50 EDT (total: 00:00:02)
Finding VCD file...
./dump.vcd
[2025-04-14 11:40:50 UTC] Opening EPWave...
Done
```

Output waveform



- 9) Design and implement Even and Odd Parity generator using Gate level and Data flow modeling.

Expression for Even parity generator is $A \oplus B \oplus C$

Expression for Odd parity generator is $A \odot B \odot C$

Data flow modeling design code

Test bench

```
design sv
1 // Code your design here
2 module parity_generator(podd,peven,a,b,c);
3   input a,b,c;
4   output podd,peven;
5   assign peven=a^b^c;
6   assign podd=~(a^b^c);
7 endmodule
```

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module parity_generator_test;
4   reg a,b,c;
5   wire podd,peven;
6   parity_generator dut(podd,peven,a,b,c);
7   initial begin
8     a=1'b0;b=1'b0;c=1'b0;
9     #5 a=1'b0;b=1'b0;c=1'b1;
10    #5 a=1'b0;b=1'b1;c=1'b0;
11    #5 a=1'b0;b=1'b1;c=1'b1;
12    #5 a=1'b1;b=1'b0;c=1'b0;
13    #5 a=1'b1;b=1'b0;c=1'b1;
14    #5 a=1'b1;b=1'b1;c=1'b0;
15    #5 a=1'b1;b=1'b1;c=1'b1;
16  end
17  initial begin
18    $monitor("sim time=%0t, a=%b, b=%b, c=%b, podd=%b, peven=%b", $time, a, b, c, podd, peven);
19    $dumpfile("dump.vcd");
20    $dumpvars(0, podd, peven, a, b, c);
21  end
22 endmodule
23
```


Gate level modeling design code

```
design sv
1 // Code your design here
2 module parity_generator(podd,peven,a,b,c);
3   input a,b,c;
4   output podd,peven;
5   xor x1(peven,a,b,c);
6   xnor x2(podd,a,b,c);
7 endmodule
```

Output:

```
Log Share
[2025-04-10 14:56:52 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design sv testbench sv
TOOL: xrun 23.09-s001: Started on Apr 10, 2025 at 10:56:52 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
    parity_generator_test
Loading snapshot worklib.parity_generator_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0, a=0, b=0, c=0, podd=1, peven=0
sim time=5, a=0, b=0, c=1, podd=0, peven=1
sim time=10, a=0, b=1, c=0, podd=0, peven=1
sim time=15, a=0, b=1, c=1, podd=1, peven=0
sim time=20, a=1, b=0, c=0, podd=0, peven=1
sim time=25, a=1, b=0, c=1, podd=1, peven=0
sim time=30, a=1, b=1, c=0, podd=1, peven=0
sim time=35, a=1, b=1, c=1, podd=0, peven=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 10, 2025 at 10:56:53 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-10 14:56:54 UTC] Opening EPWave...
Done
```

Output waveform



- 10) Design and implement Even and Odd Parity checker using Gate level modeling and Data flow modeling.

Expression for Even parity checker is $A \oplus B \oplus C \oplus P$

Expression for Odd parity checker is $A \odot B \odot C \odot P$

Data flow modeling design cod

```
design.v
1 // Code your design here
2 module parity_checker (podd,peven,a,b,c,p);
3   input a,b,c,p;
4   output podd,peven;
5   assign peven=a^b^c^p;
6   assign podd=~(a^b^c^p);
7 endmodule
```

Test bench

```
testbench.v
1 // Code your testbench here
2 // or browse Examples
3 module parity_checker_test;
4   reg a,b,c,p;
5   wire podd,peven;
6   parity_checker dut(podd,peven,a,b,c,p);
7   initial begin
8     a=1'b0;b=1'b0;c=1'b0;p=1'b0;
9     #5 a=1'b0;b=1'b0;c=1'b0;p=1'b1;
10    #5 a=1'b0;b=1'b0;c=1'b1;p=1'b0;
11    #5 a=1'b0;b=1'b0;c=1'b1;p=1'b1;
12    #5 a=1'b0;b=1'b1;c=1'b0;p=1'b0;
13    #5 a=1'b0;b=1'b1;c=1'b0;p=1'b1;
14    #5 a=1'b0;b=1'b1;c=1'b1;p=1'b0;
15    #5 a=1'b0;b=1'b1;c=1'b1;p=1'b1;
16    #5 a=1'b1;b=1'b0;c=1'b0;p=1'b0;
17    #5 a=1'b1;b=1'b0;c=1'b0;p=1'b1;
18    #5 a=1'b1;b=1'b0;c=1'b1;p=1'b0;
19    #5 a=1'b1;b=1'b0;c=1'b1;p=1'b1;
20    #5 a=1'b1;b=1'b1;c=1'b0;p=1'b0;
21    #5 a=1'b1;b=1'b1;c=1'b0;p=1'b1;
22    #5 a=1'b1;b=1'b1;c=1'b1;p=1'b0;
23    #5 a=1'b1;b=1'b1;c=1'b1;p=1'b1;
24   end
25   initial begin
26     $monitor("sim time=%0t,a=%b,b=%b,c=%b,p=%b,podd=%b,peven=%b", $time,a,b,c,p,podd,peven);
27     $dumpfile("dump.vcd");
28     $dumpvars(0,podd,peven,a,b,c,p);
29   end
30 endmodule
```


Gate level modeling design code

```
design.v
1 // Code your design here
2 module parity_checker (podd,peven,a,b,c,p);
3   input a,b,c,p;
4   output podd,peven;
5   assign peven=a^b^c^p;
6   assign podd=~(a^b^c^p);
7 endmodule
```

Output:

```
Log Share
[2025-04-10 15:30:41 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.v testbench.v
TOOL: xrun 23.09-s001: Started on Apr 10, 2025 at 11:30:41 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
parity_checker_test
Loading snapshot worklib.parity_checker_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,c=0,p=0,podd=1,peven=0
sim time=5,a=0,b=0,c=0,p=1,podd=0,peven=1
sim time=10,a=0,b=0,c=1,p=0,podd=0,peven=1
sim time=15,a=0,b=0,c=1,p=1,podd=1,peven=0
sim time=20,a=0,b=1,c=0,p=0,podd=0,peven=1
sim time=25,a=0,b=1,c=0,p=1,podd=1,peven=0
sim time=30,a=0,b=1,c=1,p=0,podd=1,peven=0
sim time=35,a=0,b=1,c=1,p=1,podd=0,peven=1
sim time=40,a=1,b=0,c=0,p=0,podd=0,peven=1
sim time=45,a=1,b=0,c=0,p=1,podd=1,peven=0
sim time=50,a=1,b=0,c=1,p=0,podd=1,peven=0
sim time=55,a=1,b=0,c=1,p=1,podd=0,peven=1
sim time=60,a=1,b=1,c=0,p=0,podd=1,peven=0
sim time=65,a=1,b=1,c=0,p=1,podd=0,peven=1
sim time=70,a=1,b=1,c=1,p=0,podd=0,peven=1
sim time=75,a=1,b=1,c=1,p=1,podd=1,peven=0
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 10, 2025 at 11:30:42 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-10 15:30:42 UTC] Opening EPWave...
Done
```

Output waveform



11) Design and implement 4:1 mux using Data flow modeling in vector form.

Expression for 4:1 mux is = $S_1'S_0'I_0 + S_1'S_0'I_1 + S_1S_0'I_2 + S_1S_0'I_3$


Design code

```
design.sv
1 // Code your design here
2 module mux4_1(y,i,s);
3     input [3:0]i;
4     input [1:0]s;
5     output y;
6     assign y=(~(s[1])&(~(s[0]))&i[0])|(~(s[1])&s[0]&i[1])|(s[1]&(~(s[0]))&i[2])|(s[1]&s[0]&i[3]);
7 endmodule
```

Test bench

```
testbench.sv
1 // Code your testbench here
2 // or browse Examples
3 module mux4_1_test;
4     reg [3:0]i;
5     reg [1:0]s;
6     wire y;
7     mux4_1 dut(y,i,s);
8     initial begin
9         {s}=0; {i}=1;
10        #5 {s}=1; {i}=2;
11        #5 {s}=2; {i}=4;
12        #5 {s}=3; {i}=8;
13    end
14    initial begin
15        $monitor("sim time=%0t,i=%b,s=%b,y=%b", $time,i,s,y);
16        $dumpfile("dump.vcd");
17        $dumpvars(1,mux4_1_test);
18    end
19 endmodule
20
```

Output waveform



Output

```
Log Share
[2025-04-15 15:23:06 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:23:06 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
    Top level design units:
        mux4_1_test
Loading snapshot worklib.mux4_1_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i=0001,s=00,y=1
sim time=5,i=0010,s=01,y=1
sim time=10,i=0100,s=10,y=1
sim time=15,i=1000,s=11,y=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 15, 2025 at 11:23:07 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:23:07 UTC] Opening EPWave...
Done
```

12) Design and implement 4bit comparator using Gate level modeling in vector form.

$$A = A(3) A(2) A(1) A(0)$$

$$B = B(3) B(2) B(1) B(0)$$

$$x(i) = A(i).B(i) + A(i)'.B(i)'$$

Expression is

$$A > B = A(3).B(3)' + x(3).A(2).B(2)' + x(3).x(2).A(1).B(1)' + x(3).x(2).x(1).A(0).B(0)'$$

$$A < B = A(3)'.B(3) + x(3).A(2)'.B(2) + x(3).x(2).A(1)'.B(1) + x(3).x(2).x(1).A(0)'.B(0)$$

$$A = B = x(3).x(2).x(1).x(0)$$

Design code

```
testbench.sv
1 // Code your testbench here
2 // or browse Examples
3 module magnitude_comparator_test;
4     reg [3:0] a;
5     reg [3:0] b;
6     wire gt,le,e;
7     magnitude_comparator dut(gt,le,e,a,b);
8     initial begin
9         {a,b}={4'd0,4'd0};
10        #5 {a,b}={4'd0,4'd1};
11        #5 {a,b}={4'd1,4'd0};
12        #5 {a,b}={4'd1,4'd1};
13        #5 {a,b}={4'd1,4'd2};
14        #5 {a,b}={4'd2,4'd1};
15        #5 {a,b}={4'd2,4'd2};
16    end
17    initial begin
18        $monitor("sim
time=%0t,\ta[3]=%b,\ta[2]=%b,\ta[1]=%b,\ta[0]=%b,\tb[3]=%b,\tb[2]=%b,\tb[1]=%b,\tb[0]=%b,\tgt=%b,\tle=%b,
\te=%b", $time,a[3],a[2],a[1],a[0],b[3],b[2],b[1],b[0],gt,le,e);
19        $dumpfile("dump.vcd");
20        $dumpvars(1,magnitude_comparator_test);
21    end
22 endmodule
23
```


Test bench

```
design.sv
1 // Code your design here
2 module magnitude_comparator(gt,le,e,a,b); //gt=greater than,le=less than,e=eual,a=A,b=B
3 input [3:0] a;
4 input [3:0] b;
5 output gt,le,e; //gt=A_gt_B,le=A_lt_B,e=A_eq_B
6 wire w[7:0],x[3:0],y[8:0];
7 not n1(w[7],a[3]); //a3'
8 not n2(w[6],a[2]); //a2'
9 not n3(w[5],a[1]); //a1'
10 not n4(w[4],a[0]); //a0'
11 not n5(w[3],b[3]); //b3'
12 not n6(w[2],b[2]); //b2'
13 not n7(w[1],b[1]); //b1'
14 not n8(w[0],b[0]); //b0'
15 xnor X1(x[3],a[3],b[3]);
16 xnor X2(x[2],a[2],b[2]);
17 xnor X3(x[1],a[1],b[1]);
18 xnor X4(x[0],a[0],b[0]);
19 and A1(y[8],a[3],w[3]);
20 and A2(y[7],a[2],w[2],x[3]);
21 and A3(y[6],a[1],w[1],x[3],x[2]);
22 and A4(y[5],a[0],w[0],x[3],x[2],x[1]);
23 or O1(gt,y[8],y[7],y[6],y[5]); //greater than
24 and A5(y[4],w[7],b[3]);
25 and A6(y[3],w[6],b[2],x[3]);
26 and A7(y[2],w[5],b[1],x[3],x[2]);
27 and A8(y[1],w[4],b[0],x[3],x[2],x[1]);
28 or O2(le,y[4],y[3],y[2],y[1]); //less than
29 and A9(e,x[3],x[2],x[1],x[0]); //equal
30 endmodule
```

Output

```
Log Share
[2025-04-15 15:36:27 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:36:27 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
    magnitude_comparator_test
Loading snapshot worklib.magnitude_comparator_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0, a[3]=0, a[2]=0, a[1]=0, a[0]=0, b[3]=0, b[2]=0, b[1]=0, b[0]=0, gt=0, le=0, e=1
sim time=5, a[3]=0, a[2]=0, a[1]=0, a[0]=0, b[3]=0, b[2]=0, b[1]=0, b[0]=1, gt=0, le=1, e=0
sim time=10, a[3]=0, a[2]=0, a[1]=0, a[0]=1, b[3]=0, b[2]=0, b[1]=0, b[0]=0, gt=1, le=0, e=0
sim time=15, a[3]=0, a[2]=0, a[1]=0, a[0]=1, b[3]=0, b[2]=0, b[1]=0, b[0]=1, gt=0, le=0, e=1
sim time=20, a[3]=0, a[2]=0, a[1]=0, a[0]=1, b[3]=0, b[2]=0, b[1]=1, b[0]=0, gt=0, le=1, e=0
sim time=25, a[3]=0, a[2]=0, a[1]=1, a[0]=0, b[3]=0, b[2]=0, b[1]=0, b[0]=1, gt=1, le=0, e=0
sim time=30, a[3]=0, a[2]=0, a[1]=1, a[0]=0, b[3]=0, b[2]=0, b[1]=1, b[0]=0, gt=0, le=0, e=1
xmsim: ^W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 15, 2025 at 11:36:29 EDT (total: 00:00:02)
Finding VCD file...
./dump.vcd
[2025-04-15 15:36:29 UTC] Opening EPWave...
Done
```

Output waveform



- 13) Design and implement 4bit carry look ahead adder using Gate level modeling in vector form.

Expressions are

$$\begin{array}{llll} G_0=A_0B_0 & P_0=A_0\oplus B_0 & C_0=G_0+P_0C_{in} & S_0=P_0\oplus C_{in} \\ G_1=A_1B_1 & P_1=A_1\oplus B_1 & C_1=G_1+P_1C_0 & S_1=P_1\oplus C_0 \\ G_2=A_2B_2 & P_2=A_2\oplus B_2 & C_2=G_2+P_2C_1 & S_2=P_2\oplus C_1 \\ G_3=A_3B_3 & P_3=A_3\oplus B_3 & C_3=G_3+P_3C_2 & S_3=P_3\oplus C_2 \end{array}$$

$S_0, S_1, S_2, S_3 = \text{SUM}$

$C_3 = \text{CARRY}$

Design code

```
design.sv
1 // Code your design here
2 module carry_4_adder(sum,carry,a,b,cin);
3   input [3:0]a;
4   input [3:0]b;
5   input cin;
6   output [3:0]sum;
7   output carry;
8   wire [3:0]c;
9   wire [3:0]p;
10  wire [3:0]g;
11  assign g=a&b;
12  assign p=a^b;
13  assign c[0]=g[0] | (p[0]&cin);
14  assign c[1]=g[1] | (p[1]&c[0]);
15  assign c[2]=g[2] | (p[2]&c[1]);
16  assign c[3]=g[3] | (p[3]&c[2]);
17  assign sum[0]=p[0]^cin;
18  assign sum[1]=p[1]^c[0];
19  assign sum[2]=p[2]^c[1];
20  assign sum[3]=p[3]^c[2];
21  assign carry=c[3];
22 endmodule
23
```


Test bench

```
testbench.sv
1 // Code your testbench here
2 // or browse Examples
3 module carry_4_adder_test;
4   reg [3:0]a;
5   reg [3:0]b;
6   reg cin;
7   wire [3:0]sum;
8   wire carry;
9   carry_4_adder dut(sum,carry,a,b,cin);
10  initial begin
11    {a,b,cin}={4'b0,4'b0,1'b1};
12    #5 {a,b,cin}={4'b1,4'b1,1'b1};
13    #5 {a,b,cin}={4'b0010,4'b1010,1'b0};
14    #5 {a,b,cin}={4'b0011,4'b1100,1'b1};
15    #5 {a,b,cin}={4'd9,4'd8,1'b1};
16    #5 {a,b,cin}={4'ha,4'hb,1'b1};
17  end
18  initial begin
19    $monitor("sim time=%0t,a=%b,b=%b,cin=%b,sum=%b,carry=%b", $time,a,b,cin,sum,carry);
20    $dumpfile("dump.vcd");
21    $dumpvars(1,carry_4_adder_test);
22  end
23 endmodule
24
```

Output

```
Log Share
[2025-04-15 15:30:23 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:30:23 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
    carry_4_adder_test
Loading snapshot worklib.carry_4_adder_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0000,b=0000,cin=1,sum=0001,carry=0
sim time=5,a=0001,b=0001,cin=1,sum=0011,carry=0
sim time=10,a=0010,b=1010,cin=0,sum=1100,carry=0
sim time=15,a=0011,b=1100,cin=1,sum=0000,carry=1
sim time=20,a=1001,b=1000,cin=1,sum=0010,carry=1
sim time=25,a=1010,b=1011,cin=1,sum=0110,carry=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 15, 2025 at 11:30:24 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:30:24 UTC] Opening EPWave...
Done
```

Output waveform



14) Design and implement Decoder 2:4 using Data flow modeling in vector form.

Expression is

$Y_0 = I_1 I_0$

$Y_1 = I_1 \bar{I}_0$

$Y_2 = \bar{I}_1 I_0$

$Y_3 = \bar{I}_1 \bar{I}_0$

Design code


```
design sv
1 // Code your design here
2 module decoder2_4(y,i);
3   input [1:0]i;
4   output [3:0]y;
5   assign y[0]=(~i[1])&(~i[0]);
6   assign y[1]=(~i[1])&(i[0]);
7   assign y[2]=(i[1])&(~i[0]);
8   assign y[3]=(i[1])&(i[0]);
9 endmodule
```

Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module decoder2_4_test;
4   reg [1:0]i;
5   wire [3:0]y;
6   decoder2_4 dut(y,i);
7   initial begin
8     {i}=0;
9     #5 {i}=1;
10    #5 {i}=2;
11    #5 {i}=3;
12  end
13  initial begin
14    $monitor("sim time=%0t,i=%b,y=%b", $time,i,y);
15    $dumpfile("dump.vcd");
16    $dumpvars(1,decoder2_4_test);
17  end
18 endmodule
19
20
21
```

Output

```
Log Share
[2025-04-15 15:27:19 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design sv testbench sv
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:27:19 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
decoder2_4_test
Loading snapshot worklib.decoder2_4_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i=00,y=0001
sim time=5,i=01,y=0010
sim time=10,i=10,y=0100
sim time=15,i=11,y=1000
xmsim: =W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 15, 2025 at 11:27:20 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:27:20 UTC] Opening EPWave...
Done
```

Output waveform

- 15) Design and implement Gray to binary converter using Data flow modeling in vector form.

Expression is

$$B3 = G3$$

$$B2 = B3 \oplus G2$$

$$B1 = B2 \oplus G1$$

$$B0 = B1 \oplus G0$$

Design code

```
design sv
1 // Code your design here
2 module gray4_binary(b,g);
3   input [3:0]g;
4   output [3:0]b;
5   assign b[3]=g[3];
6   assign b[2]=b[3]^g[2];
7   assign b[1]=b[2]^g[1];
8   assign b[0]=b[1]^g[0];
9 endmodule
```


Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module gray4_binary_test;
4   reg [3:0]g;
5   wire [3:0]b;
6   gray4_binary dut(b,g);
7   initial begin
8     {g}={4'b0000};
9     #5 {g}={4'b0000};
10    #5 {g}={4'b0001};
11    #5 {g}={4'b0010};
12    #5 {g}={4'b0011};
13    #5 {g}={4'b0100};
14    #5 {g}={4'b0101};
15    #5 {g}={4'b0110};
16    #5 {g}={4'b0111};
17    #5 {g}={4'b1000};
18    #5 {g}={4'b1001};
19    #5 {g}={4'b1010};
20    #5 {g}={4'b1011};
21    #5 {g}={4'b1100};
22    #5 {g}={4'b1101};
23    #5 {g}={4'b1110};
24    #5 {g}={4'b1111};
25  end
26  initial begin
27    $monitor("sim time+%0t,g=%b,b=%b", $time,g,b);
28    $dumpfile("dump.vcd");
29    $dumpvars(1,gray4_binary_test);
30  end
31 endmodule
```


Output

```
Log Share
[2025-04-15 15:34:47 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:34:47 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
    gray4_binary_test
Loading snapshot worklib.gray4_binary_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time+0,g=0000,b=0000
sim time+10,g=0001,b=0001
sim time+15,g=0010,b=0011
sim time+20,g=0011,b=0010
sim time+25,g=0100,b=0111
sim time+30,g=0101,b=0110
sim time+35,g=0110,b=0100
sim time+40,g=0111,b=0101
sim time+45,g=1000,b=1111
sim time+50,g=1001,b=1110
sim time+55,g=1010,b=1100
sim time+60,g=1011,b=1101
sim time+65,g=1100,b=1000
sim time+70,g=1101,b=1001
sim time+75,g=1110,b=1011
sim time+80,g=1111,b=1010
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 15, 2025 at 11:34:48 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:34:49 UTC] Opening EPWave...
Done
```

Output waveform



- 16) Design and implement Binary to Gray converter using Data flow modeling in vector form.

Expression is

$$G3 = B3$$

$$G2 = B3 \oplus B2$$

$$G1 = B2 \oplus B1$$

$$G0 = B1 \oplus B0$$

Design code

```
design sv
1 // Code your design here
2 module binary4_gray(g,b);
3   input [3:0]b;
4   output [3:0]g;
5   assign g[3]=b[3];
6   assign g[2]=b[3]^b[2];
7   assign g[1]=b[2]^b[1];
8   assign g[0]=b[1]^b[0];
9 endmodule
10
11
```

Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module binary4_gray_test;
4   reg [3:0]b;
5   wire [3:0]g;
6   binary4_gray dut(g,b);
7   initial begin
8     {b}={4'b0000};
9   #5 {b}={4'b0000};
10  #5 {b}={4'b0001};
11  #5 {b}={4'b0010};
12  #5 {b}={4'b0011};
13  #5 {b}={4'b0100};
14  #5 {b}={4'b0101};
15  #5 {b}={4'b0110};
16  #5 {b}={4'b0111};
17  #5 {b}={4'b1000};
18  #5 {b}={4'b1001};
19  #5 {b}={4'b1010};
20  #5 {b}={4'b1011};
21  #5 {b}={4'b1100};
22  #5 {b}={4'b1101};
23  #5 {b}={4'b1110};
24  #5 {b}={4'b1111};
25  end
26  initial begin
27    $monitor("sim time+%0t,b=%b,g=%b", $time,b,g);
28    $dumpfile("dump.vcd");
29    $dumpvars(1,binary4_gray_test);
30  end
31 endmodule
```


Output

```

[2025-04-15 15:32:05 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:32:06 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
    Top level design units:
        binary4_gray_test
Loading snapshot worklib.binary4_gray_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time+0,b=0000,g=0000
sim time+10,b=0001,g=0001
sim time+15,b=0010,g=0011
sim time+20,b=0011,g=0010
sim time+25,b=0100,g=0110
sim time+30,b=0101,g=0111
sim time+35,b=0110,g=0101
sim time+40,b=0111,g=0100
sim time+45,b=1000,g=1100
sim time+50,b=1001,g=1101
sim time+55,b=1010,g=1111
sim time+60,b=1011,g=1110
sim time+65,b=1100,g=1010
sim time+70,b=1101,g=1011
sim time+75,b=1110,g=1001
sim time+80,b=1111,g=1000
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 15, 2025 at 11:32:07 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:32:07 UTC] Opening EPWave...
Done

```

Output waveform



- 17) Design and implement 2's compliment using Data flow modeling in vector form.

Expression is

$$F2=AB'C'+A'B+A'C$$

$$F1=B\oplus C$$

$$F0=C$$

Design code

```
design.sv
1 // Code your design here
2 module compliment2_3bit(f,a);
3   input [2:0]a;
4   output [2:0]f;
5   assign f[2]=(a[2]&(~a[1])&(~a[0]))|((~a[2])&a[1])|((~a[2])&a[0]);
6   assign f[1]=a[1]^a[0];
7   assign f[0]=a[0];
8 endmodule
```

Test bench


```
testbench.sv
1 // Code your testbench here
2 // or browse Examples
3 module compliment2_3bit_test;
4   reg [2:0]a;
5   wire [2:0]f;
6   compliment2_3bit dut(f,a);
7   initial begin
8     {a}={3'd0};
9     #5 {a}={3'd1};
10    #5 {a}={3'd2};
11    #5 {a}={3'd3};
12    #5 {a}={3'd4};
13    #5 {a}={3'd5};
14    #5 {a}={3'd6};
15    #5 {a}={3'd7};
16  end
17  initial begin
18    $monitor("sim time=%0t,a=%b,f=%b", $time,a,f);
19    $dumpfile("dump.vcd");
20    $dumpvars(1,compliment2_3bit_test);
21  end
22 endmodule
```

Output

```

[2025-04-15 15:39:55 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL:  xrun    23.09-s001: Started on Apr 15, 2025 at 11:39:55 EDT
xrun:  23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
      Top level design units:
          compliment2_3bit_test
Loading snapshot worklib.compliment2_3bit_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=000,f=000
sim time=5,a=001,f=111
sim time=10,a=010,f=110
sim time=15,a=011,f=101
sim time=20,a=100,f=100
sim time=25,a=101,f=011
sim time=30,a=110,f=010
sim time=35,a=111,f=001
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:  xrun    23.09-s001: Exiting on Apr 15, 2025 at 11:39:56 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:39:57 UTC] Opening EPWave...
Done
```

Output waveform



18) Design and implement 2:1 mux using Ternary operator.

Design code

```

1 // Code your design here
2 module mux2_1ternary(y,i,s);
3   input [1:0]i;
4   input s;
5   output y;
6   assign y=(s)?i[1]:i[0];
7 endmodule
8

```

Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module mux2_1ternary_test;
4   reg [1:0]i;
5   reg s;
6   wire y;
7   mux2_1ternary dut(y,i,s);
8   initial begin
9     {s,i}={1'b0,2'b00};
10    #5 {s,i}={1'b0,2'b01};
11    #5 {s,i}={1'b1,2'b01};
12    #5 {s,i}={1'b1,2'b11};
13  end
14  initial begin
15    $monitor("sim time=%0t,s=%b,i=%b,y=%b", $time,s,i,y);
16    $dumpfile("dump.vcd");
17    $dumpvars(0,mux2_1ternary_test);
18  end
19 endmodule

```

Output

```

@Log  Share
[2025-04-15 15:49:13 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' 'rw' design.sv testbench.sv
TOOL:  xrun    23.09-s001: Started on Apr 15, 2025 at 11:49:14 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
    mux2_1ternary_test
Loading snapshot worklib.mux2_1ternary_test.sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,s=0,i=00,y=0
sim time=5,s=0,i=01,y=1
sim time=10,s=1,i=01,y=0
sim time=15,s=1,i=11,y=1
xmsim: ^W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:  xrun    23.09-s001: Exiting on Apr 15, 2025 at 11:49:15 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:49:15 UTC] Opening EPWave...
Done

```

Output waveform

19) Design and implement 4:1 mux using Ternary operator.

Design code

```

design.sv
1 // Code your design here
2 module mux4_1ternary(y,i,s);
3     input [3:0]i;
4     input [1:0]s;
5     output y;
6     assign y=(s[1])?((s[0])?i[3]:i[2]):((s[0])?i[1]:i[0]);
7 endmodule

```

Test bench

```

testbench.sv
1 // Code your testbench here
2 // or browse Examples
3 module mux4_1ternary_test;
4     reg [3:0]i;
5     reg [1:0]s;
6     wire y;
7     mux4_1ternary dut(y,i,s);
8     initial begin
9         {s,i}={2'b00,4'b0001};
10    #5 {s,i}={2'b01,4'b0010};
11    #5 {s,i}={2'b10,4'b0100};
12    #5 {s,i}={2'b11,4'b1000};
13    end
14    initial begin
15        $monitor("sim time=%0t,s=%b,i=%b,y=%b", $time,s,i,y);
16        $dumpfile("dump.vcd");
17        $dumpvars(0,mux4_1ternary_test);
18    end
19 endmodule


```

Output

```

Log Share
[2025-04-15 15:51:07 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' 'rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:51:07 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
mux4_1ternary_test
Loading snapshot worklib.mux4_1ternary_test.sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,s=00,i=0001,y=1
sim time=5,s=01,i=0010,y=1
sim time=10,s=10,i=0100,y=1
sim time=15,s=11,i=1000,y=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 15, 2025 at 11:51:08 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:51:08 UTC] Opening EPWave...
Done

```

Output waveform

20) Design and implement 2bit comparator using Ternary operator.

Design code

```

design.sv
1 // Code your design here
2 module comparator_2(a,b,y);
3     input [1:0]a;
4     input [1:0]b;
5     output [2:0]y; //y[2]=equal,y[1]=greater,y[0]=less
6     assign y[2]=(a==b)?1'b1:1'b0;
7     assign y[1]=(a>b)?1'b1:1'b0;
8     assign y[0]=(a<b)?1'b1:1'b0;
9 endmodule
10
11
12

```

Test bench

```

testbench.sv
1 // Code your testbench here
2 // or browse Examples
3 module comparator_2_test;
4     reg [1:0]a;
5     reg [1:0]b;
6     wire [2:0]y;
7     comparator_2 dut(a,b,y);
8     initial begin
9         {a,b}={2'b00,2'b00};
10    #5 {a,b}={2'b00,2'b01};
11    #5 {a,b}={2'b01,2'b00};
12    #5 {a,b}={2'b11,2'b11};
13    end
14    initial begin
15        $monitor("sim time=%0t,a=%b,b=%b,y=%b", $time,a,b,y);
16        $dumpfile("dump.vcd");
17        $dumpvars(1,comparator_2_test);
18    end
19 endmodule
20


```

Output

```

Log  Share
[2025-04-15 15:54:03 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:54:03 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
comparator_2_test
Loading snapshot worklib.comparator_2_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=00,b=00,y=100
sim time=5,a=00,b=01,y=001
sim time=10,a=01,b=00,y=010
sim time=15,a=11,b=11,y=100
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 15, 2025 at 11:54:04 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:54:05 UTC] Opening EPWave...
Done

```

Output waveform

21) Design and implement 3bit Palindrome detector using Ternary operator.

Logic is the MSB and LSB of bit should be same i.e., for A B C=A and C should be same.

Design code


```
design sv
1 // Code your design here
2 module palindrome_3bit(a,y);
3   input [2:0]a;
4   output y;
5   assign y=(a[2]==a[0])?1'b1:1'b0; /*== is used because if x and z is given then it should compare and
   give as input 1 and 0 but if we give == it will give x value */
6 endmodule
7
```

Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module palindrome_3bit_test;
4   reg [2:0]a;
5   wire y;
6   palindrome_3bit dut(a,y);
7   initial begin
8     a=3'b010;
9     #5 a=3'bx0x;
10    #5 a=3'bx0z;
11    #5 a=3'bz0z;
12    #5 a=3'b101;
13    #5 a=3'b100;
14    end
15    initial begin
16      $monitor("sim time=%0t,a=%b,y=%b", $time,a,y);
17      $dumpfile("dump.vcd");
18      $dumpvars(1,palindrome_3bit_test);
19    end
20 endmodule
```

Output

```
Log Share
[2025-04-15 15:45:37 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design sv testbench sv
TOOL: xrun 23.09-s001: Started on Apr 15, 2025 at 11:45:37 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
palindrome_3bit_test
Loading snapshot worklib.palindrome_3bit_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=010,y=1
sim time=5,a=x0x,y=1
sim time=10,a=x0z,y=0
sim time=15,a=z0z,y=1
sim time=20,a=101,y=1
sim time=25,a=100,y=0
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 15, 2025 at 11:45:38 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-15 15:45:39 UTC] Opening EPWave...
Done
```

Output waveform

22) Design and implement 16bit Even and odd detector using Ternary operator.

Logic for even is observing LSB of bit, when there is 0 the bit is even.
1 the bit is odd.

Design code


```
design sv
1 // Code your design here
2 module even_odd(a,even,odd);
3   input [15:0]a;
4   output even,odd;
5   assign even = (!a[0])?1'b1:1'b0;
6   assign odd = (a[0])?1'b1:1'b0;
7 endmodule
```

Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module even_odd_test;
4   reg [15:0]a;
5   wire even,odd;
6   even_odd dut(a,even,odd);
7   initial begin
8     a=15'b0;
9     #5 a=15'b1;
10    #5 a=15'hff;
11    #5 a=15'b1101;
12    #5 a=15'd24;
13    #5 a=15'd11;
14  end
15  initial begin
16    $monitor("sim tim=%0t,a=%b,even=%b,odd=%b", $time,a,even,odd);
17    $dumpfile("dump.vcd");
18    $dumpvars(1,even_odd_test);
19  end
20 endmodule
```

Output

```
Log Share
[2025-04-17 12:09:49 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design sv testbench sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 08:09:50 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
even_odd_test
Loading snapshot worklib.even_odd_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim tim=0,a=0000000000000000,even=1,odd=0
sim tim=5,a=0000000000000001,even=0,odd=1
sim tim=10,a=0000000011111111,even=0,odd=1
sim tim=15,a=0000000000001101,even=0,odd=1
sim tim=20,a=000000000011000,even=1,odd=0
sim tim=25,a=000000000001011,even=0,odd=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 17, 2025 at 08:09:51 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-17 12:09:52 UTC] Opening EPWave...
Done
```

Output waveform

23) Write a Verilog code which accepts a 4-bit number and implement $8*n$.

By left shifting 3 times or by appending three zeros at the LSB side of the 4-bit number i.e., n we can get the output of $8*n$.

Design code

```
design sv
1 // Code your design here
2 /*write a verilog code which accepts a 4bit number and implement 8*n*/
3
4 module bit4_8mulN(n,y);
5     input [3:0]n;
6     output [6:0]y;
7     assign y={n,3'b000};
8 endmodule
9
10 /*
11 module bit4_8mulN(n,y);
12     input [3:0]n;
13     output [6:0]y;
14     assign y=n<<3;
15 endmodule
16
17 module bit4_8mulN(n,y);
18     input [3:0]n;
19     output [6:0]y;
20     assign y=8*n;
21 endmodule
22 */
```


Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module bit4_8mulN_test;
4     reg [3:0]n;
5     wire [6:0]y;
6     bit4_8mulN dut(n,y);
7     initial begin
8         n=4'b0001;
9         #5 n=4'b1010;
10        #5 n=4'b0011;
11    end
12    initial begin
13        $monitor("sim time+%0t,n=%b,y=%b", $time,n,y);
14        $dumpfile("dump.vcd");
15        $dumpvars(0,bit4_8mulN_test);
16    end
17 endmodule
```

Output

```
Log Share
[2025-04-17 12:30:29 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 08:30:29 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
    bit4_8mulN_test
Loading snapshot worklib.bit4_8mulN_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time+0,n=0001,y=0001000
sim time+5,n=1010,y=1010000
sim time+10,n=0011,y=0011000
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 17, 2025 at 08:30:30 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-17 12:30:31 UTC] Opening EPWave...
Done
```

Output waveform



24) Write a Verilog code for Full adder using Half adder in structural modeling.

Design code of lower-level module half adder

```
design sv HA.v x +
1 module Half_adder(a,b,s,c);
2   input a,b;
3   output s,c;
4   assign s=a^b;
5   assign c=a&b;
6 endmodule
```

Design code

```
design sv HA.v x +
1 // Code your design here
2 `include "HA.v"
3 module Full_adder(a,b,cin,sum,cout);
4   input a,b,cin;
5   output sum,cout;
6   wire w1,w2,w3;
7   Half_adder h1(a,b,w1,w2);
8   Half_adder h2(w1,cin,sum,w3);
9   assign cout=w2|w3;
10 endmodule
```


Test bench

```
testbench sv +
1 // Code your testbench here
2 // or browse Examples
3 module Full_adder_test;
4   reg a,b,cin;
5   wire sum,cout;
6   Full_adder dut(a,b,cin,sum,cout);
7   initial begin
8     a=1'b0;b=1'b0;cin=1'b0;
9   #5 a=1'b0;b=1'b0;cin=1'b1;
10  #5 a=1'b0;b=1'b1;cin=1'b0;
11  #5 a=1'b0;b=1'b1;cin=1'b1;
12  #5 a=1'b1;b=1'b0;cin=1'b0;
13  #5 a=1'b1;b=1'b0;cin=1'b1;
14  #5 a=1'b1;b=1'b1;cin=1'b0;
15  #5 a=1'b1;b=1'b1;cin=1'b1;
16  end
17  initial begin
18    $monitor("sim time=%0t,a=%b,b=%b,cin=%b,sum=%b,cout=%b", $time,a,b,cin,sum,cout);
19    $dumpfile("dump.vcd");
20    $dumpvars(0,a,b,cin,sum,cout);
21  end
22 endmodule
```

Output

```
Log Share
[2025-04-17 12:43:25 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 08:43:25 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
    Top level design units:
        Full_adder_test
Loading snapshot worklib.Full_adder_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,cin=0,sum=0,cout=0
sim time=5,a=0,b=0,cin=1,sum=1,cout=0
sim time=10,a=0,b=1,cin=0,sum=1,cout=0
sim time=15,a=0,b=1,cin=1,sum=0,cout=1
sim time=20,a=1,b=0,cin=0,sum=1,cout=0
sim time=25,a=1,b=0,cin=1,sum=0,cout=1
sim time=30,a=1,b=1,cin=0,sum=0,cout=1
sim time=35,a=1,b=1,cin=1,sum=1,cout=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 17, 2025 at 08:43:26 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-17 12:43:27 UTC] Opening EPWave...
Done
```

Output waveform



25) Write a Verilog code for 4-bit adder using Full adder in structural modeling.

Design code for lower-level module full adder

```
design sv  FA.v
1 module full_adder(a,b,cin,s,cout);
2   input a,b,cin;
3   output s,cout;
4   assign s=a^b^cin;
5   assign cout=(a&b)|(b&cin)|(cin&a);
6 endmodule
```

Design code

```
design sv  FA.v
1 // Code your design here
2 `include "FA.v"
3 module bit_4adder(a,b,cin,s,cout);
4   input [3:0]a,b;
5   input cin;
6   output [3:0]s;
7   output cout;
8   wire [2:0]c;
9   full_adder f1(a[0],b[0],cin,s[0],c[0]);
10  full_adder f2(a[1],b[1],c[0],s[1],c[1]);
11  full_adder f3(a[2],b[2],c[1],s[2],c[2]);
12  full_adder f4(a[3],b[3],c[2],s[3],cout);
13 endmodule
14
```

Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module bit_4adder_test;
4   reg [3:0]a,b;
5   reg cin;
6   wire [3:0]s;
7   wire cout;
8   bit_4adder dut(a,b,cin,s,cout);
9   initial begin
10    {a,b,cin}={4'b0,4'b0,1'b1};
11    #5 {a,b,cin}={4'b1,4'b1,1'b1};
12    #5 {a,b,cin}={4'b0010,4'b1010,1'b0};
13    #5 {a,b,cin}={4'b0011,4'b1100,1'b1};
14    #5 {a,b,cin}={4'd9,4'd8,1'b1};
15    #5 {a,b,cin}={4'ha,4'hb,1'b1};
16  end
17  initial begin
18    $monitor("sim time=%0t,a=%b,b=%b,cin=%b,s=%b,cout=%b", $time,a,b,cin,s,cout);
19    $dumpfile("dump.vcd");
20    $dumpvars(1,bit_4adder_test);
21  end
22 endmodule
```


Output waveform

```

Log Share
[2025-04-17 12:55:39 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 08:55:39 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
    bit_4adder_test
Loading snapshot worklib.bit_4adder_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0000,b=0000,cin=1,s=0001,cout=0
sim time=5,a=0001,b=0001,cin=1,s=0011,cout=0
sim time=10,a=0010,b=1010,cin=0,s=1100,cout=0
sim time=15,a=0011,b=1100,cin=1,s=0000,cout=1
sim time=20,a=1001,b=1000,cin=1,s=0010,cout=1
sim time=25,a=1010,b=1011,cin=1,s=0110,cout=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 17, 2025 at 08:55:40 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-17 12:55:41 UTC] Opening EPWave...
Done

```

Output Waveform



26) Write a Verilog code for 4:1 mux using 2:1 mux in structural modeling.

Design code for lower-level module 2:1 mux

```
design sv MUX.v
1 module mux2_1(i,s,y);
2   input [1:0] i;
3   input s;
4   output y;
5   assign y=((~s)&i[0])|(s&i[1]);
6 endmodule
```

Design code

```
design sv MUX.v
1 // Code your design here
2 `include "MUX.v"
3 module mux4_1(i,s,y);
4   input [3:0] i;
5   input [1:0] s;
6   output y;
7   wire [1:0] w;
8   mux2_1 M1(i[1:0],s[0],w[0]);
9   mux2_1 M2(i[3:2],s[0],w[1]);
10  mux2_1 M3(w,s[1],y);
11 endmodule
12
```


Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module mux4_1_test;
4   reg [3:0] i;
5   reg [1:0] s;
6   wire y;
7   mux4_1 dut(i,s,y);
8   initial begin
9     {s,i}={2'b00,4'b0001};
10    #5 {s,i}={2'b01,4'b0010};
11    #5 {s,i}={2'b10,4'b0100};
12    #5 {s,i}={2'b11,4'b1000};
13  end
14  initial begin
15    $monitor("sim time=%0t,s=%b,i=%b,y=%b", $time,s,i,y);
16    $dumpfile("dump.vcd");
17    $dumpvars(1,mux4_1_test);
18  end
19 endmodule
```

Output

```
Log Share
[2025-04-17 13:05:25 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 09:05:25 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
mux4_1_test
Loading snapshot worklib.mux4_1_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,s=00,i=0001,y=1
sim time=5,s=01,i=0010,y=1
sim time=10,s=10,i=0100,y=1
sim time=15,s=11,i=1000,y=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 17, 2025 at 09:05:27 EDT (total: 00:00:02)
Finding VCD file...
./dump.vcd
[2025-04-17 13:05:27 UTC] Opening EPWave...
Done
```

Output waveform



27) Write a Verilog code for 8:1 mux using 4:1 and 2:1 mux in structural modeling.

Design code for lower-level module

2:1 mux

```
design sv MUX4_1 MUX2_1
1 module mux2_1(i,s,y);
2   input [1:0] i;
3   input s;
4   output y;
5   assign y=(s)?i[1]:i[0];
6 endmodule
7
```

4:1 mux

```
design sv MUX4_1 MUX2_1
1 module mux4_1(i,s,y);
2   input [3:0] i;
3   input [1:0] s;
4   output y;
5   assign y=(s[1]?((s[0]?i[3]:i[2]):((s[0]?i[1]:i[0])));
6 endmodule
```

Design code

```
design sv MUX4_1 MUX2_1
1 // Code your design here
2 `include "MUX2_1"
3 `include "MUX4_1"
4 module mux8_1(i,s,y);
5   input [7:0] i;
6   input [2:0] s;
7   output y;
8   wire [1:0] w;
9   mux4_1 m1(i[3:0],s[1:0],w[0]);
10  mux4_1 m2(i[7:4],s[1:0],w[1]);
11  mux2_1 m3(w,s[2],y);
12 endmodule
```


Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module mux8_1_test;
4   reg [7:0] i;
5   reg [2:0] s;
6   wire y;
7   mux8_1 dut(i,s,y);
8   initial begin
9     {s,i}={3'd0,8'b1};
10    #5 {s,i}={3'd1,8'b10};
11    #5 {s,i}={3'd2,8'b100};
12    #5 {s,i}={3'd3,8'b1000};
13    #5 {s,i}={3'd4,8'b10000};
14    #5 {s,i}={3'd5,8'b100000};
15    #5 {s,i}={3'd6,8'b1000000};
16    #5 {s,i}={3'd7,8'b10000000};
17  end
18  initial begin
19    $monitor("sim time=%0t,i=%b,s=%b,y=%b", $time,i,s,y);
20    $dumpfile("dump.vcd");
21    $dumpvars(1,mux8_1_test);
22  end
23 endmodule
```

Output

```
Log Share
[2025-04-17 13:11:48 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 09:11:49 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
mux8_1_test
Loading snapshot worklib.mux8_1_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i=00000001,s=000,y=1
sim time=5,i=00000010,s=001,y=1
sim time=10,i=00000100,s=010,y=1
sim time=15,i=00001000,s=011,y=1
sim time=20,i=00010000,s=100,y=1
sim time=25,i=00100000,s=101,y=1
sim time=30,i=01000000,s=110,y=1
sim time=35,i=10000000,s=111,y=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 17, 2025 at 09:11:50 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-17 13:11:50 UTC] Opening EPWave...
Done
```

Output



28) Write a Verilog code for 3:8 decoder using 2:4 and 1:2 decoder in structural modeling.

Design code for lower-level module

1:2 decoder

```
design sv DEC2_4.v DEC1_2.v
1 module decoder1_2(y,i);
2   input i;
3   output [1:0]y;
4   assign y[0]=(~i);
5   assign y[1]=i;
6 endmodule
```

2:4 decoder

```
design sv DEC2_4.v DEC1_2.v
1 module decoder2_4(y,i,w);
2   input [1:0]i;
3   output [3:0]y;
4   input w;
5   assign y[0]=((~i[1])&(~i[0])&(w));
6   assign y[1]=((~i[1])&(i[0])&(w));
7   assign y[2]=((i[1])&(~i[0])&(w));
8   assign y[3]=((i[1])&(i[0])&(w));
9 endmodule
```

Design code

```
design sv DEC2_4.v DEC1_2.v
1 // Code your design here
2 `include"DEC1_2.v"
3 `include"DEC2_4.v"
4 module decoder3_8(y,i);
5   input [2:0]i;
6   output [7:0]y;
7   wire [1:0]w;
8   decoder1_2 d1(w,i[2]);
9   decoder2_4 d2(y[3:0],i[1:0],w[0]);
10  decoder2_4 d3(y[7:4],i[1:0],w[1]);
11 endmodule
12
13
```


Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module decoder3_8_test;
4   reg [2:0]i;
5   wire [7:0]y;
6   decoder3_8 dut(y,i);
7   initial begin
8     i=3'd0;
9     #5 i=3'd1;
10    #5 i=3'd2;
11    #5 i=3'd3;
12    #5 i=3'd4;
13    #5 i=3'd5;
14    #5 i=3'd6;
15    #5 i=3'd7;
16  end
17  initial begin
18    $monitor("sim time=%0t,i=%b,y=%b", $time,i,y);
19    $dumpfile("dump.vcd");
20    $dumpvars(1,decoder3_8_test);
21  end
22 endmodule
```

Output

```
Log Share
[2025-04-17 13:19:11 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 09:19:12 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
    Top level design units:
        decoder3_8_test
Loading snapshot worklib.decoder3_8_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i=000,y=00000001
sim time=5,i=001,y=00000010
sim time=10,i=010,y=00000100
sim time=15,i=011,y=00001000
sim time=20,i=100,y=00010000
sim time=25,i=101,y=00100000
sim time=30,i=110,y=01000000
sim time=35,i=111,y=10000000
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 17, 2025 at 09:19:13 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-17 13:19:13 UTC] Opening EPWave...
Done
```

Output waveform



- 29) Write a Verilog code for full adder using 4:1 mux in structural modeling.

Design code for lower-level module 4:1 mux

```
design sv mux.v
1 module mux4_1(i,s,y);
2   input [3:0]i;
3   input [1:0]s;
4   output y;
5   assign y=(s[1])?((s[0])?i[3]:i[2]):((s[0])?i[1]:i[0]);
6 endmodule
```

Design code

```
design sv mux.v
1 // Code your design here
2 `include "mux.v"
3 module Full_adder(a,b,sum,cin,cout);
4   input a,b,cin;
5   output sum,cout;
6   mux4_1 m1({cin,(~cin),(~cin),cin},{a,b},sum);
7   mux4_1 m2({1'b1,cin,cin,1'b0},{a,b},cout);
8 endmodule
```


Test bench

```
testbench sv
2 // or browse Examples
3 module Full_adder_test;
4   reg a,b,cin;
5   wire sum,cout;
6   Full_adder dut(a,b,sum,cin,cout);
7   initial begin
8     a=1'b0;b=1'b0;cin=1'b0;
9   #5 a=1'b0;b=1'b0;cin=1'b1;
10  #5 a=1'b0;b=1'b1;cin=1'b0;
11  #5 a=1'b0;b=1'b1;cin=1'b1;
12  #5 a=1'b1;b=1'b0;cin=1'b0;
13  #5 a=1'b1;b=1'b0;cin=1'b1;
14  #5 a=1'b1;b=1'b1;cin=1'b0;
15  #5 a=1'b1;b=1'b1;cin=1'b1;
16  end
17  initial begin
18    $monitor("sim time=%0t,a=%b,b=%b,cin=%b,sum=%b,cout=%b",$time,a,b,cin,sum,cout);
19    $dumpfile("dump.vcd");
20    $dumpvars(0,a,b,cin,sum,cout);
21  end
22 endmodule
```

Output

```
Log Share
[2025-04-17 14:10:12 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL:  xrun    23.09-s001: Started on Apr 17, 2025 at 10:10:13 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
      Top level design units:
          Full_adder_test
Loading snapshot worklib.Full_adder_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,cin=0,sum=0,cout=0
sim time=5,a=0,b=0,cin=1,sum=1,cout=0
sim time=10,a=0,b=1,cin=0,sum=1,cout=0
sim time=15,a=0,b=1,cin=1,sum=0,cout=1
sim time=20,a=1,b=0,cin=0,sum=1,cout=0
sim time=25,a=1,b=0,cin=1,sum=0,cout=1
sim time=30,a=1,b=1,cin=0,sum=0,cout=1
sim time=35,a=1,b=1,cin=1,sum=1,cout=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:  xrun    23.09-s001: Exiting on Apr 17, 2025 at 10:10:14 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-17 14:10:14 UTC] Opening EPWave...
Done
```

Output waveform



30) Write a Verilog code for the 3 input xnor gate using only 2:1 mux.

Design code for lower-level module 2:1 mux

```
design sv mux.v x +
1 module mux2_1(i,s,y);
2   input [1:0]i;
3   input s;
4   output y;
5   assign y=((~s)&i[0])|(s&i[1]);
6 endmodule
```

Design code

```
design sv mux.v x +
1 // Code your design here
2 `include "mux.v"
3 module xnor3(a,b,c,y);
4   input a,b,c;
5   output y;
6   wire [1:0]w;
7   mux2_1 m1({(c),(~c)},b,w[0]);
8   mux2_1 m2({(~c),(c)},b,w[1]);
9   mux2_1 m3({w[1],w[0]},a,y);
10 endmodule
```


Test bench

```
testbench sv +
1 // Code your testbench here
2 // or browse Examples
3 module xnor3_test;
4   reg a,b,c;
5   wire y;
6   integer i;
7   xnor3 dut(a,b,c,y);
8   initial begin
9     for(integer i=0; i<8;i++)
10       begin
11         {a,b,c}=i;
12         #2;
13       end
14   end
15   initial begin
16     $monitor("sim time=%0t,a=%b,b=%b,c=%b,y=%b", $time,a,b,c,y);
17     $dumpfile("dump.vcd");
18     $dumpvars(0,a,b,c,y);
19   end
20 endmodule
```

Output

```
Log Share
[2025-04-17 14:56:29 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 17, 2025 at 10:56:29 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
    Top level design units:
        xnor3_test
Loading snapshot worklib.xnor3_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,c=0,y=1
sim time=2,a=0,b=0,c=1,y=0
sim time=4,a=0,b=1,c=0,y=0
sim time=6,a=0,b=1,c=1,y=1
sim time=8,a=1,b=0,c=0,y=0
sim time=10,a=1,b=0,c=1,y=1
sim time=12,a=1,b=1,c=0,y=1
sim time=14,a=1,b=1,c=1,y=0
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 17, 2025 at 10:56:31 EDT (total: 00:00:02)
Finding VCD file...
./dump.vcd
[2025-04-17 14:56:31 UTC] Opening EPWave...
Done
```

Output waveform



31) Write a Verilog code for Generic adder.

Design code

```
design sv
1 // Code your design here
2 module generic_adder #(parameter N=4)(a,b,s);
3   input [N-1:0]a,b;
4   output [N:0]s;
5   assign s=a+b;
6 endmodule
7
```

Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module generic_adder_test;
4   reg [dut.N-1:0]a,b;
5   wire [dut.N:0]s;
6   integer i;
7   generic_adder dut (a,b,s);
8   initial begin
9     for(integer i=0;i<2**(2*dut.N);i=i++)
10      begin
11        {a,b}=i;
12        #1;
13      end
14   end
15   initial begin
16     $monitor("sim time=%t,a=%b,b=%b,s=%b", $time,a,b,s);
17     $dumpfile("dump.vcd");
18     $dumpvars(1,a,b,s);
19   end
20 endmodule
```


Output

Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64; Apr 17 09:35 2025

```
sim time=00000000000000000000t,a=0000,b=0000,s=00000
sim time=00000000000000000001t,a=0000,b=0001,s=00001
sim time=00000000000000000002t,a=0000,b=0010,s=00010
sim time=00000000000000000003t,a=0000,b=0011,s=00011
sim time=00000000000000000004t,a=0000,b=0100,s=00100
sim time=00000000000000000005t,a=0000,b=0101,s=00101
```

```
sim time=000000000000000000365t,a=1111,b=0101,s=10100
sim time=000000000000000000366t,a=1111,b=0110,s=10101
sim time=000000000000000000367t,a=1111,b=0111,s=10110
sim time=000000000000000000370t,a=1111,b=1000,s=10111
sim time=000000000000000000371t,a=1111,b=1001,s=11000
sim time=000000000000000000372t,a=1111,b=1010,s=11001
sim time=000000000000000000373t,a=1111,b=1011,s=11010
sim time=000000000000000000374t,a=1111,b=1100,s=11011
sim time=000000000000000000375t,a=1111,b=1101,s=11100
sim time=000000000000000000376t,a=1111,b=1110,s=11101
sim time=000000000000000000377t,a=1111,b=1111,s=11110
```

Output waveform



32) Write a Verilog code for D latch using 2:1 mux.

Design code of lower-level module 2:1 mux

```
design sv mux2_1 x +
1 module mux2_1(i,s,y);
2   input [1:0]i;
3   input s;
4   output y;
5   assign y=(~s)?i[0]:i[1];
6 endmodule
```

Design code

```
design sv mux2_1 x +
1 // Code your design here
2 `include "mux2_1"
3 module dlatch(d,clk,q);
4   input d,clk;
5   output q;
6   wire w;
7   mux2_1 m1({d,w},clk,w);
8   assign q=w;
9 endmodule
```


Test bench

```
testbench sv +
1 // Code your testbench here
2 // or browse Examples
3 module dlatch_test;
4   reg d,clk;
5   wire q;
6   dlatch dut(d,clk,q);
7   initial begin
8     {clk,d}={1'b1,1'b0};
9     #2 {clk,d}={1'b0,1'b0};
10    #2 {clk,d}={1'b0,1'b1};
11    #2 {clk,d}={1'b1,1'b0};
12    #2 {clk,d}={1'b1,1'b1};
13  end
14  initial begin
15    $monitor("sim time=%0t,clk=%b,d=%b,q=%b", $time,clk,d,q);
16    $dumpfile("dump.vcd");
17    $dumpvars(1,dlatch_test);
18  end
19 endmodule
```

Output

```
Log Share
[2025-04-24 13:46:23 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 24, 2025 at 09:46:24 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
  dlatch_test
Loading snapshot worklib.dlatch_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,clk=1,d=0,q=0
sim time=2,clk=0,d=0,q=0
sim time=4,clk=0,d=1,q=0
sim time=6,clk=1,d=0,q=0
sim time=8,clk=1,d=1,q=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 24, 2025 at 09:46:25 EDT (total: 00:00:01)
Done
```

Output waveform



33) Write a Verilog code for D Flip flop using 2:1 mux.

Design code for 2:1 mux

```
design sv mux2_1 x +
1 module mux2_1(i,s,y);
2   input [1:0]i;
3   input s;
4   output y;
5   assign y=(~s)?i[0]:i[1];
6 endmodule
```

Design code

```
design sv mux2_1 x +
1 // Code your design here
2 `include "mux2_1"
3 module dff(d,clk,q);
4   input d,clk;
5   output q;
6   wire [1:0]w;
7   mux2_1 m1({d,w[1]},clk,w[1]);
8   mux2_1 m2({w[1],w[0]},clk,w[0]);
9   assign q=w[0];
10 endmodule
11
```


Test bench

```
testbench sv +
1 // Code your testbench here
2 // or browse Examples
3 module dff_test;
4   reg d,clk;
5   wire q;
6   dff dut(d,clk,q);
7   initial begin
8     {clk,d}={1'b1,1'b0};
9     #2 {clk,d}={1'b0,1'b0};
10    #2 {clk,d}={1'b0,1'b1};
11    #2 {clk,d}={1'b1,1'b1};
12    #2 {clk,d}={1'b1,1'b1};
13  end
14  initial begin
15    $monitor("sim time=%0t,clk=%b,d=%b,q=%b",$time,clk,d,q);
16    $dumpfile("dump.vcd");
17    $dumpvars(1,dff_test);
18  end
19 endmodule
```

Output

```
Log Share
[2025-04-24 13:57:28 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Apr 24, 2025 at 09:57:28 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
dff_test
Loading snapshot worklib.dff_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,clk=1,d=0,q=0,
sim time=2,clk=0,d=0,q=0,
sim time=4,clk=0,d=1,q=0,
sim time=6,clk=1,d=1,q=1,
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 24, 2025 at 09:57:29 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-24 13:57:30 UTC] Opening EPWave...
Done
```

Output waveform



34) Write a Verilog code for Full adder in Behavioural modeling.

Design code

```
design sv
1 // Code your design here
2 module Full_adder(a,b,cin,sum,cout);
3   input a,b,cin;
4   output reg sum,cout;
5   always @(a,b,cin)
6     begin
7       sum=a^b^cin;
8       cout=(a&b)|(b&cin)|(cin&a);
9     end
10 endmodule
```


Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module Full_adder_test;
4   reg a,b,cin;
5   wire sum,cout;
6   Full_adder dut(a,b,cin,sum,cout);
7   initial begin
8     a=1'b0;b=1'b0;cin=1'b0;
9     #5 a=1'b0;b=1'b0;cin=1'b1;
10    #5 a=1'b0;b=1'b1;cin=1'b0;
11    #5 a=1'b0;b=1'b1;cin=1'b1;
12    #5 a=1'b1;b=1'b0;cin=1'b0;
13    #5 a=1'b1;b=1'b0;cin=1'b1;
14    #5 a=1'b1;b=1'b1;cin=1'b0;
15    #5 a=1'b1;b=1'b1;cin=1'b1;
16  end
17  initial begin
18    $monitor("sim time=%0t,a=%b,b=%b,cin=%b,sum=%b,cout=%b", $time,a,b,cin,sum,cout);
19    $dumpfile("dump.vcd");
20    $dumpvars(0,a,b,cin,sum,cout);
21  end
22 endmodule
```

Output

```
Log Share
[2025-04-24 15:54:58 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' 'rw' design sv testbench sv
TOOL: xrun 23.09-s001: Started on Apr 24, 2025 at 11:54:59 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
Full_adder_test
Loading snapshot worklib.Full_adder_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,cin=0,sum=0,cout=0
sim time=5,a=0,b=0,cin=1,sum=1,cout=0
sim time=10,a=0,b=1,cin=0,sum=1,cout=0
sim time=15,a=0,b=1,cin=1,sum=0,cout=1
sim time=20,a=1,b=0,cin=0,sum=1,cout=0
sim time=25,a=1,b=0,cin=1,sum=0,cout=1
sim time=30,a=1,b=1,cin=0,sum=0,cout=1
sim time=35,a=1,b=1,cin=1,sum=1,cout=1
xmsim: =W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 24, 2025 at 11:55:00 EDT (total: 00:00:01)
Finding VCD File...
./dump.vcd
[2025-04-24 15:55:00 UTC] Opening EPWave...
Done
```

Output waveform



35) Write a Verilog code for Half adder in Behavioural modeling.

Design code

```
design.v
1 // Code your design here
2 module half_adder (a,b,s,cout);
3   input a,b;
4   output reg s,cout;
5   always @(a,b)
6   begin
7     {cout,s}=a+b; //s=a^b;
8               //cout=a&b;
9   end
10 endmodule
```


Test bench

```
testbench.v
1 // Code your testbench here
2 // or browse Examples
3 module half_adder_test;
4   reg a,b;
5   wire s,cout;
6   half_adder dut(a,b,s,cout);
7   initial begin
8     a=1'b0;b=1'b0;
9     #5 a=1'b0;b=1'b1;
10    #5 a=1'b1;b=1'b0;
11    #5 a=1'b1;b=1'b1;
12  end
13  initial begin
14    $monitor("sim time=%0t,a=%b,b=%b,s=%b,cout=%b", $time,a,b,s,cout);
15    $dumpfile("dump.vcd");
16    $dumpvars(0,a,b,s,cout);
17  end
18 endmodule
19
```

Output

```
Log Share
[2025-04-24 16:07:55 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' 'rw' design.v testbench.v
TOOL: xrun 23.09-s001: Started on Apr 24, 2025 at 12:07:56 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
half_adder_test
Loading snapshot worklib.half_adder_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,a=0,b=0,s=0,cout=0
sim time=5,a=0,b=1,s=1,cout=0
sim time=10,a=1,b=0,s=1,cout=0
sim time=15,a=1,b=1,s=0,cout=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 24, 2025 at 12:07:57 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-24 16:07:57 UTC] Opening EPWave...
Done
```

Output waveform



36) Write a Verilog code for 2:1 mux in Behavioural modeling.

Design code

```
design.v
1 // Code your design here
2 module mux2_1(s,i,y);
3     input s;
4     input [1:0]i;
5     output reg y;
6     always @(s,i)
7     begin
8         y=(s)?i[1]:i[0];
9     end
10 endmodule
```


Test bench

```
testbench.v
1 // Code your testbench here
2 // or browse Examples
3 module mux2_1_test;
4     reg [1:0]i;
5     reg s;
6     wire y;
7     mux2_1 dut(s,i,y);
8     initial begin
9         {s,i}={1'b0,2'b00};
10        #5 {s,i}={1'b0,2'b01};
11        #5 {s,i}={1'b1,2'b01};
12        #5 {s,i}={1'b1,2'b11};
13    end
14    initial begin
15        $monitor("sim time=%0t,s=%b,i=%b,y=%b", $time,s,i,y);
16        $dumpfile("dump.vcd");
17        $dumpvars(1,mux2_1_test);
18    end
19 endmodule
```

Output

```
Log Share
[2025-04-24 16:19:32 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.v testbench.v
TOOL: xrun 23.09-s001: Started on Apr 24, 2025 at 12:19:32 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
mux2_1_test
Loading snapshot worklib.mux2_1_test.v ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,s=0,i=00,y=0
sim time=5,s=0,i=01,y=1
sim time=10,s=1,i=01,y=0
sim time=15,s=1,i=11,y=1
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 24, 2025 at 12:19:34 EDT (total: 00:00:02)
Finding VCD file...
./dump.vcd
[2025-04-24 16:19:34 UTC] Opening EPWave...
Done.
```

Output waveform



37) Write a Verilog code for 2:4 decoder in Behavioural modeling.

Design code

```
design.v
1 // Code your design here
2 module decoder2_4(y,i);
3   input [1:0]i;
4   output reg [3:0]y;
5   always @(i)
6     begin
7       y[0]=(~i[1])&(~i[0]);
8       y[1]=(~i[1])&(i[0]);
9       y[2]=(i[1])&(~i[0]);
10      y[3]=(i[1])&(i[0]);
11    end
12 endmodule
```


Test bench

```
testbench.v
1 // Code your testbench here
2 // or browse Examples
3 module decoder2_4_test;
4   reg [1:0]i;
5   wire [3:0]y;
6   decoder2_4 dut(y,i);
7   initial begin
8     {i}=0;
9     #5 {i}=1;
10    #5 {i}=2;
11    #5 {i}=3;
12  end
13  initial begin
14    $monitor("sim time=%0t,i=%b,y=%b", $time,i,y);
15    $dumpfile("dump.vcd");
16    $dumpvars(1,decoder2_4_test);
17  end
18 endmodule
19
```

Output

```
Log Share
[2025-04-24 16:32:07 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.v testbench.v
TOOL: xrun 23.09-s001: Started on Apr 24, 2025 at 12:32:07 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
decoder2_4_test
Loading snapshot worklib.decoder2_4_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
sim time=0,i=00,y=0001
sim time=5,i=01,y=0010
sim time=10,i=10,y=0100
sim time=15,i=11,y=1000
xmsim: "W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 24, 2025 at 12:32:08 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-04-24 16:32:09 UTC] Opening EPWave...
Done
```

Output waveform



38) Write a Verilog code for Binary to Gray converter in Behavioural modeling.

Design code

```
design sv
1 // Code your design here
2 module binary4_gray(g,b);
3   input [2:0]b;
4   output reg [2:0]g;
5   always @(b)
6   begin
7     g[2]=b[2];
8     g[1]=b[2]^b[1];
9     g[0]=b[1]^b[0];
10  end
11 endmodule
```


Test bench

```
testbench sv
1 // Code your testbench here
2 // or browse Examples
3 module binary4_gray_test;
4   reg [2:0]b;
5   wire [2:0]g;
6   integer i;
7   binary4_gray dut(g,b);
8   initial begin
9     for (integer i=0;i<15;i++)
10    begin
11      b=i;
12      #2;
13    end
14  end
15  initial begin
16    $monitor("sim time+%0t,b=%b,g=%b", $time,b,g);
17    $dumpfile("dump.vcd");
18    $dumpvars(1,binary4_gray_test);
19  end
20 endmodule
```

Output

```
Log Share
[2025-04-24 16:42:56 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design sv testbench sv
TOOL: xrun 23.09-s001: Started on Apr 24, 2025 at 12:42:57 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
binary4_gray_test
Loading snapshot worklib.binary4_gray_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/Files/xmsimrc
xcelium> run
sim time=0,b=000,g=000
sim time=2,b=001,g=001
sim time=4,b=010,g=011
sim time=6,b=011,g=010
sim time=8,b=100,g=110
sim time=10,b=101,g=111
sim time=12,b=110,g=101
sim time=14,b=111,g=100
sim time=16,b=000,g=000
sim time=18,b=001,g=001
sim time=20,b=010,g=011
sim time=22,b=011,g=010
sim time=24,b=100,g=110
sim time=26,b=101,g=111
sim time=28,b=110,g=101
xmsim: =W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Apr 24, 2025 at 12:42:58 EDT (total: 00:00:01)
Finding VCD File...
./dump.vcd
[2025-04-24 16:42:58 UTC] Opening EPWave...
Done
```

Output waveform



39) Write a Verilog code for D Latch using 2:1 mux.

Design code

```
design sv mux2_1 *
1 // Code your design here
2 `include "mux2_1"
3 module dlatch(d,clk,q);
4   input d,clk;
5   output q;
6   wire w;
7   mux2_1 m1({d,w},clk,w);
8   assign q=w;
9 endmodule
```

Design code of lower-level module

```
design sv mux2_1 *
1 module mux2_1(i,s,y);
2   input [1:0]i;
3   input s;
4   output y;
5   assign y=(~s)?i[0]:i[1];
6 endmodule
```


Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module dlatch_test;
4   reg d,clk;
5   wire q;
6   dlatch dut(d,clk,q);
7   initial begin
8     {clk,d}={1'b1,1'b0};
9     #2 {clk,d}={1'b0,1'b0};
10    #2 {clk,d}={1'b0,1'b1};
11    #2 {clk,d}={1'b1,1'b0};
12    #2 {clk,d}={1'b1,1'b1};
13  end
14  initial begin
15    $monitor("sim time=%0t,clk=%b,d=%b,q=%b", $time,clk,d,q);
16    $dumpfile("dump.vcd");
17    $dumpvars(1,dlatch_test);
18  end
19 endmodule
```

Output

```
sim time=0,clk=1,d=0,q=0
sim time=2,clk=0,d=0,q=0
sim time=4,clk=0,d=1,q=0
sim time=6,clk=1,d=0,q=0
sim time=8,clk=1,d=1,q=1
xmsim: ~W,RNQUIE: Simulation is complete.
```

Output Waveform



40) Write a Verilog code for D latch Asynchronous reset.


Design code

```
1 // Code your design here
2 module d_latch(clk,rst,d,q);
3   input clk,rst,d;
4   output reg q;
5   always @(clk,rst,d)
6   begin
7     if (rst)
8       q<=0;
9     else if (clk)
10      q<=d;
11    else
12      q<=q;
13  end
14 endmodule
15
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module d_latch_test;
4   reg clk,rst,d;
5   wire q;
6   d_latch dut(clk,rst,d,q);
7   initial begin
8     clk=0;rst=1;
9     #12 rst=0;d=0;
10    #12 d=1;
11    #20 $finish;
12  end
13  always
14    #5 clk=~clk;
15  initial begin
16    $dumpfile("dump.vcd");
17    $dumpvars(0,clk,rst,d,q);
18  end
19 endmodule
```

Output waveform



41) Write a Verilog code for JK latch Asynchronous active low reset.

Design code

```

1 // Code your design here
2 module jk_latch(j,k,clk,rst,q);
3   input clk,rst,j,k;
4   output q;
5   reg temp;
6   assign q=temp;
7   always @ (clk,rst,j,k)
8     begin
9       if (!rst)
10        temp<=0;
11      else if (clk)
12        begin
13          if (j==0 && k==0)
14            temp<=temp;
15          else if (j==0 && k==0)
16            temp<=0;
17          else if (j==1 && k==0)
18            temp<=1;
19          else
20            temp<=~temp;
21        end
22      else
23        temp<=temp;
24    end
25 endmodule

```


Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module jk_latch_test;
4   reg clk,rst,j,k;
5   wire temp;
6   jk_latch dut(j,k,clk,rst,q);
7   initial begin
8     clk=0;rst=0;
9     #3 rst=1;
10    #10 {j,k}=0;
11    #2 {j,k}=1;
12    #3 {j,k}=2;
13    #7 {j,k}=3;
14    #100 $finish;
15  end
16  always
17    #5 clk=~clk;
18  initial begin
19    $dumpfile ("dump.vcd");
20    $dumpvars (0,clk,rst,j,k,q);
21  end
22 endmodule

```

Output waveform



42) Write a Verilog code for T FF Asynchronous reset.


Design code

```
1 // Code your design here
2 module t_ff (t,clk,rst,q);
3   input t,clk,rst;
4   output q;
5   reg temp;
6   assign q=temp;
7   always @(posedge clk or posedge rst)
8     begin
9       if(rst)
10        temp<=0;
11      else if(t)
12        temp<=(~temp);
13      else
14        temp<=temp;
15    end
16 endmodule
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module t_ff_test;
4   reg t,clk,rst;
5   wire q;
6   t_ff dut (t,clk,rst,q);
7   always
8     #5 clk=~clk;
9   initial begin
10     clk=0; rst=1;
11     #10 rst=0;t=0;
12     #15 t=1;
13     #20 $finish;
14   end
15   initial begin
16     $dumpfile("dump.vcd");
17     $dumpvars(1,t_ff_test);
18   end
19 endmodule
```

Output waveform



43) Write a Verilog code for SR FF Synchronous reset.

Design code

```

1 // Code your design here
2 module sr_ff(clk,rst,s,r,q);
3   input clk,rst,s,r;
4   output q;
5   reg temp;
6   assign q=temp;
7   always @(posedge clk)
8     begin
9       if(rst)
10        temp<=0;
11      else if(s==0&&rst==0)
12        temp<=temp;
13      else if (s==0&&rst==1)
14        temp<=0;
15      else if (s==1&&rst==0)
16        temp<=1;
17      else if (s==1&&rst==1)
18        temp<=1'bx;
19      else
20        temp<=temp;
21    end
22 endmodule |

```


Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module sr_ff_test;
4   reg clk,rst,s,r;
5   wire q;
6   sr_ff dut (clk,rst,s,r,q);
7   initial begin
8     clk=0;rst=1;
9     #6 rst=0;{s,r}=0;
10    #10 {s,r}=1;
11    #10 {s,r}=2;
12    #10 {s,r}=3;
13    #20 $finish;
14  end
15  always
16    #5 clk=~clk;
17  initial begin
18    $dumpfile("dump.vcd");
19    $dumpvars(0,clk,rst,s,r,q);
20  end
21 endmodule
22

```

Output waveform




- 44) Generate 2 clock each of 10ns time period and 50 percent duty. Clk2 is delayed version of clock1 by 5ns

Code

```
4 module test;
5   reg clk1,clk2;
6   real tp=10;
7   real duty=50;
8   real ton;
9   initial begin
10    clk1=0;
11    #5 clk2=0;
12    ton=(tp*duty/100);
13    #50 $finish;
14  end
15  always
16    #5 clk1=~clk1;
17  always
18    #(tp-ton) clk2=~clk2;
19
20  initial begin
21    $dumpfile("dump.vcd");
22    $dumpvars(0,clk1,clk2);
23  end
24 endmodule
```

Output waveform




45) Generate clock for user defined time period and frequency.

This works for MHz frequency.

Code

```
1 // Code your testbench here
2 // or browse Examples
3 module test;
4   reg clk;
5   real freq= 200;
6   real tp, ton;
7   real duty= 20;
8   initial begin
9     clk=0;
10    tp=(1000/freq);
11    ton=(tp*duty)/100;
12    #50 $finish;
13  end
14  always
15  begin
16    #(tp-ton) clk=1;
17    #ton clk=0;
18  end
19  initial begin
20    $dumpfile ("dump.vcd");
21    $dumpvars(1,clk);
22  end
23 endmodule
```

Output waveform



46) Write a Verilog code for the ALU using if-else.

Design code

```

1 // Code your design here
2 module alu(cntn,a,b,y);
3   input  [3:0]cntn;
4   input  [3:0]a;
5   input  [3:0]b;
6   output reg [7:0]y;
7
8   always @(cntn,a,b)
9   begin
10    if (cntn == 4'b0000)
11      y = a + b;
12    else if (cntn == 4'b0001)
13      y = a - b;
14    else if (cntn == 4'b0010)
15      y = a * b;
16    else if (cntn == 4'b0011)
17      y = a / b;
18    else if (cntn == 4'b0100)
19      y = a & b;
20    else if (cntn == 4'b0101)
21      y = a | b;
22    else if (cntn == 4'b0110)
23      y = a ^ b;
24    else if (cntn == 4'b0111)
25      y = ~a;
26    else if (cntn == 4'b1000)
27      y = a << 1;
28    else if (cntn == 4'b1001)
29      y = a >> 1;
30    else if (cntn == 4'b1010)
31      y = (a > b);
32    else if (cntn == 4'b1011)
33      y = (a < b);
34    else if (cntn == 4'b1100)
35      y = (a == b);
36    else
37      y = 8'b0;
38  end
39
40 endmodule

```

Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module alu_test;
4   reg [3:0] cntn;
5   reg [3:0] a;
6   reg [3:0] b;
7   wire [7:0] y;
8   integer i;
9   alu dut(cntn,a,b,y);
10  initial begin
11    a = 8'd15; b = 8'd10;
12    for (integer i=0; i<13;i++)
13      begin
14        #5 cntn=i;
15      end
16  end
17  initial begin
18    $monitor ("time=%0t,a=%b,b=%b,cntn=%b,y=%d", $time,a,b,cntn,y);
19    $dumpfile("dump.vcd");
20    $dumpvars(0,a,b,cntn,y);
21  end
22 endmodule
23

```

Output

```

time=0,a=1111,b=1010,cntn=xxxx,y= 0
time=5,a=1111,b=1010,cntn=0000,y= 25
time=10,a=1111,b=1010,cntn=0001,y= 5
time=15,a=1111,b=1010,cntn=0010,y=150
time=20,a=1111,b=1010,cntn=0011,y= 1
time=25,a=1111,b=1010,cntn=0100,y= 10
time=30,a=1111,b=1010,cntn=0101,y= 15
time=35,a=1111,b=1010,cntn=0110,y= 5
time=40,a=1111,b=1010,cntn=0111,y=240
time=45,a=1111,b=1010,cntn=1000,y= 30
time=50,a=1111,b=1010,cntn=1001,y= 7
time=55,a=1111,b=1010,cntn=1010,y= 1
time=60,a=1111,b=1010,cntn=1011,y= 0
time=65,a=1111,b=1010,cntn=1100,y= 0
xmsim: *W,RNQUIE: Simulation is complete.

```

47) Write a Verilog code for the MOD 10 counter.

Design code

```

2 // or browse Examples
3 module counter_test;
4   reg clk,rst;
5   wire [3:0] count;
6   integer i;
7   counter dut(clk,rst,count);
8   initial begin
9     clk=0; rst=1;
10    #6 rst=0;
11    #100 $finish;
12  end
13  always
14    #5 clk=~clk;
15  initial begin
16    $monitor ("time=%0t,count=%d", $time, count);
17    $dumpfile("dump.vcd");
18    $dumpvars(0, count);
19  end
20 endmodule

```

Test bench

```

1 // Code your design here
2 module counter(clk,rst,count);
3   input clk,rst;
4   output [3:0] count;
5   reg [3:0] temp;
6   always @(posedge clk)
7     begin
8       if (rst)
9         temp<=0;
10      else if (temp==4'd9)
11        temp<=0;
12      else
13        temp<=temp+1;
14    end
15   assign count=temp;
16 endmodule

```


Output

```

time=0,count= x
time=5,count= 0
time=15,count= 1
time=25,count= 2
time=35,count= 3
time=45,count= 4
time=55,count= 5
time=65,count= 6
time=75,count= 7
time=85,count= 8
time=95,count= 9
time=105,count= 0

```

Output Waveform



48) Write a Verilog code for the 3 bit up asynchronous up counter.


Design code

```
1 // Code your design here
2 module up3counter(count,clk,rst);
3   input clk,rst;
4   output [2:0]count;
5   reg [2:0]temp;
6   always @(posedge clk or posedge rst)
7     begin
8       if (!rst)
9         temp<=0;
10      else
11        temp<=temp+1;
12    end
13   assign count=temp;
14 endmodule
15
16
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module up3counter_test;
4   reg clk,rst;
5   wire [2:0] count;
6   up3counter dut(count,clk,rst);
7   initial begin
8     clk= 0;
9     rst= 0;
10    #13 rst= 1;
11    #100 $finish;
12  end
13  always #5 clk=~clk;
14  initial begin
15    $monitor("sim time=%0t,clk=%b,rst=%b,count=%b", $time,clk,rst,count);
16    $dumpfile("dump.vcd");
17    $dumpvars(1,up3counter_test);
18  end
19 endmodule
```

Out put waveform



49) Write a Verilog code for the Parameterized up/down counter.

Design code

```

1 // Code your design here
2 module counterup_down #(parameter n=4)(clk,rst,cnt,count);
3   input clk,rst,cnt;
4   output [n-1:0]count;
5   reg [n-1:0]temp;
6   always @(posedge clk)
7     begin
8       if(rst)
9         temp<=0;
10      else if (cnt==1)
11        temp= temp+1;
12      else
13        temp= temp-1;
14      end
15   assign count=temp;
16 endmodule

```


Test bench

```

testbench.sv
1 // Code your testbench here
2 // or browse Examples
3 module counterup_down_test;
4   reg clk,rst,cnt;
5   wire [dut.n-1:0]count;
6   counterup_down dut(clk,rst,cnt,count);
7   initial begin
8     clk=0;rst=1;
9     #12 rst=0;cnt=1;
10    #100 cnt=0;
11    #200 $finish;
12  end
13  always #5 clk=~clk;
14  initial begin
15    $monitor ("sim time=%0t,clk=%b,rst=%b,cnt=%b,count=%b", $time,clk,rst,cnt
16              ,count);
17    $dumpfile("dump.vcd");
18    $dumpvars(0,clk,rst,cnt,count);
19  end
20 endmodule
21

```

Output waveform



50) Write a Verilog code for Priority encoder using case z.

Design code

```

1 // Code your design here
2 module priority_encoder(y,i);
3     input [7:0]i;
4     output reg [2:0]y;
5     always @(i)
6     begin
7         casez(i)
8             8'b0000_0001:y=3'd0;
9             8'b0000_001z:y=3'd1;
10            8'b0000_01zz:y=3'd2;
11            8'b0000_1zzz:y=3'd3;
12            8'b0001_zzzz:y=3'd4;
13            8'b001z_zzzz:y=3'd5;
14            8'b01zz_zzzz:y=3'd6;
15            8'b1zzz_zzzz:y=3'd7;
16            default:y=3'dx;
17        endcase
18    end
19 endmodule

```

Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module priority_encoder_test;
4     reg [7:0]i;
5     wire [2:0]y;
6     integer a;
7     priority_encoder dut(y,i);
8     initial begin
9         i=8'b00z1_x000;
10        #5 i=8'b000?_000x;
11        #5 i=8'b000x_0700;
12        #5;
13        for(integer a=0;a<256;a=a+1)
14        begin
15            i=a;
16            #5;
17        end
18    end
19    initial begin
20        $monitor("sim time=%0t,i=%b,y=%d", $time,i,y);
21    end
22 endmodule
23

```

Output

```

sim time=0,i=00z1x000,y=4
sim time=5,i=000z000x,y=4
sim time=10,i=000x0z00,y=x
sim time=15,i=00000000,y=x
sim time=20,i=00000001,y=0
sim time=25,i=00000010,y=1
sim time=30,i=00000011,y=1
sim time=35,i=00000100,y=2
sim time=40,i=00000101,y=2
sim time=45,i=00000110,y=2
sim time=50,i=00000111,y=2
sim time=55,i=00001000,y=3
sim time=60,i=00001001,y=3
sim time=65,i=00001010,y=3

```


51) Write a Verilog code for Digital clock.

Design code

```

1 // Code your design here
2 module digital_clk (
3     input clk,
4     input rst,
5     output reg [3:0] hour,
6     output reg [5:0] minute,
7     output reg [5:0] second
8 );
9
10 always @(posedge clk)
11 begin
12     if (rst)
13     begin
14         hour <= 0;
15         minute <= 0;
16         second <= 0;
17     end
18 else
19     begin
20         if (second == 6'd59)
21         begin
22             second <= 0;
23             if (minute == 6'd59)
24             begin
25                 minute <= 0;
26                 if (hour == 4'd11)
27                     hour <= 0;
28                 else
29                     hour <= hour + 1;
30             end
31             else
32                 minute <= minute + 1;
33         end
34         else
35             second <= second + 1;
36     end
37 end
38 endmodule
39

```

Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module digital_clk_test;
4     reg clk,rst;
5     wire [3:0]hour;
6     wire [5:0]minute;
7     wire [5:0]second;
8     digital_clk dut(clk,rst,hour,minute,second);
9     initial begin
10         clk=0;rst=1;
11         #10 rst=0;
12         #432000 $finish;
13     end
14     always
15         #5 clk=~clk;
16     initial begin
17         $display("Time H:M:S");
18         $monitor("%0t %0d:%0d:%0d", $time, hour, minute, second);
19     end
20 end
21 endmodule

```

Output

```

0 x:x:x
5 0:0:0
15 0:0:1
25 0:0:2
35 0:0:3
45 0:0:4
55 0:0:5
65 0:0:6
75 0:0:7
85 0:0:8
95 0:0:9
105 0:0:10
115 0:0:11
125 0:0:12
135 0:0:13
145 0:0:14
155 0:0:15
165 0:0:16
175 0:0:17

```

52) Write a Verilog code for Even odd checker using function.

Design code

```

1 // Code your design here
2 module even(N, y);
3     input [31:0] N;
4     output y;
5     assign y = eve(N);
6     function eve (input [31:0]N);
7     begin
8         if (N%2== 0)
9             eve = 1;
10        else
11            eve = 0;
12        end
13    endfunction
14 endmodule

```

Testbench

```

1 // Code your testbench here
2 // or browse Examples
3 module even_test;
4     reg [31:0] N;
5     wire y;
6     even dut (N, y);
7     initial begin
8         #10 N=2;
9         #10 N = 3;
10        #10 N = 100;
11        #10 N = 255;
12        #10 N = 0;
13        #10 N = 1;
14    end
15    initial
16    forever @(N)
17        begin
18            #1;
19            if (y)
20                $display("The number %0d is even", N);
21            else
22                $display("The number %0d is odd", N);
23        end
24 endmodule
25

```

Output

```

Loading snapshot worklib.even_test:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
The number 2 is even
The number 3 is odd
The number 100 is even
The number 255 is odd
The number 0 is even
The number 1 is odd
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:  xrun    23.09-s001: Exiting on May 25, 2025 at 10:15:07 EDT  (total: 00:00:01)
Done

```

53) Write a Verilog code for Prime number detector using function.

Design code

```
1 // Code your testbench here
2 // or browse Examples
3 module prime_detector_test;
4     reg [31:0] a;
5     prime_detector dut (a);
6     initial begin
7         a = 2;
8     end
9 endmodule
```

Test bench

```
1 // Code your design here
2 module prime_detector(input [31:0] a);
3     reg prime;
4
5     function prime_fun (input [31:0] a);
6         integer i;
7         begin
8             if (a<2)
9                 prime_fun = 0;
10            else begin
11                prime_fun = 1;
12                for (i = 2; i <= a/2; i = i + 1) begin
13                    if (a % i == 0)
14                        prime_fun = 0;
15                end
16            end
17        end
18    endfunction
19
20    always @(a) begin
21        prime = prime_fun(a);
22        if (prime)
23            $display("%0d is a prime", a);
24        else
25            $display("%0d is not a prime", a);
26    end
27 endmodule
```

Output

```
xcelium> source /xcelium2/
xcelium> run
2 is a prime
```

54) Write a Verilog code for Fibonacci series generator using function.

Code

```
1 module fibonacci_generator #(parameter N = 15);
2   integer i;
3   integer y;
4   function integer fib(input integer n);
5     integer a, b, temp, j;
6     begin
7       a = 0;
8       b = 1;
9       if (n == 0)
10        fib = 0;
11      else if (n == 1)
12        fib = 1;
13      else
14        begin
15          for (j = 2; j <= n; j = j + 1)
16            begin
17              temp=a+b;
18              a=b;
19              b=temp;
20            end
21          fib=b;
22        end
23      end
24    endfunction
25    initial begin
26      for (i=0;i<N;i=i+1)
27        begin
28          y = fib(i);
29          $display("Fibonacci [%0d]=%0d",i,y);
30        end
31      end
32    endmodule
```

Output

```
Fibonacci[0]=0
Fibonacci[1]=1
Fibonacci[2]=1
Fibonacci[3]=2
Fibonacci[4]=3
Fibonacci[5]=5
Fibonacci[6]=8
Fibonacci[7]=13
Fibonacci[8]=21
Fibonacci[9]=34
Fibonacci[10]=55
Fibonacci[11]=89
Fibonacci[12]=144
Fibonacci[13]=233
Fibonacci[14]=377
```

55) Write a Verilog code generate pattern 0102030405.

Code

```
1 // Code your testbench here
2 // or browse Examples
3 /*module pattern;
4     integer i,N=5;
5     initial begin
6         for (i=0;i<=9;i=i+1)
7             if (i%2==0)
8                 $write("%0d",0);
9             else
10                $write("%0d",(i+1)/2);
11        end
12    endmodule*/
13 module pattern();
14     initial
15     begin
16         for (integer i = 1; i<=5; i++)
17             begin
18                 $write("0%0d",i);
19             end
20     end
21 endmodule
```

Output

```
pattern
Loading snapshot worklib.pattern:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
0102030405xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
```

56) Write a Verilog code generate pattern 122333444455555.

Code

```
1 // Code your testbench here
2 // or browse Examples
3 module pattern;
4     integer i,j,N=5;
5     initial begin
6         for (i=1;i<=N;i=i+1)
7             begin
8                 for (j=1;j<=i;j=j+1)
9                     begin
10                        $write("%0d",i);
11                    end
12            end
13    end
14 endmodule
```

Output

```
xcelium> run
122333444455555xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
```

57) Write a Verilog code generate clock using task.


Design code

```
1 // Code your design here
2 module clock_generator (rst,clk);
3   input rst;
4   output reg clk;
5   reg int_clk;
6   assign clk=int_clk;
7   task cg();
8     begin
9       if (rst)
10        int_clk=0;
11      else
12        int_clk=~int_clk;
13      #2;
14    end
15  endtask
16  always
17  begin
18    cg();
19  end
20 endmodule
```

Testbench

```
1 // Code your testbench here
2 // or browse Examples
3 module clock_generator_test;
4   reg rst;
5   wire clk;
6   clock_generator dut(rst,clk);
7   initial begin
8     rst=1;
9     #5 rst=0;
10    #100 $finish;
11  end
12  initial begin
13    $dumpfile("dump.vcd");
14    $dumpvars(0,rst,clk);
15  end
16 endmodule
```

Output Waveform



58) Write a Verilog code Frequency divider using task.

Design code

```

1 // Code your design here
2 module frequency_divider#(parameter N=5)(clk,rst,clk_out);
3   input clk,rst;
4   output clk_out;
5   reg int_clk;
6   integer count;
7   assign clk_out = int_clk;
8   task freq_devi();
9     begin
10      count=count+1;
11      if (count%N==0)
12        begin
13          int_clk=~int_clk;
14          count=0;
15        end
16      end
17   endtask
18   always @(posedge clk or negedge rst)
19     begin
20       if (rst)
21         begin
22           int_clk=0;
23           count=0;
24         end
25       else
26         begin
27           freq_devi();
28         end
29     end
30 endmodule

```


Testbench

```

1 // Code your testbench here
2 // or browse Examples
3 module frequency_divider_test;
4   reg clk,rst;
5   wire clk_out;
6   frequency_divider dut(clk,rst,clk_out);
7   initial begin
8     clk=0;rst=1;
9     #5 rst=0;
10    #100 $finish;
11  end
12  always
13    #5 clk=~clk;
14  initial begin
15    $dumpfile("dump.vcd");
16    $dumpvars(0,clk,clk_out,rst);
17  end
18 endmodule

```

Output waveform



59) Write a Verilog code factorial of a number.

Design code

```
1 // Code your design here
2 module factorial(N,y);
3   input [31:0]N;
4   output [63:0]y;
5   assign y=fact(N);
6   function automatic[63:0]fact (input [31:0]n);
7     begin
8       if (n>=1)
9         fact = n*fact(n-1);
10      else
11        fact = 1;
12    end
13  endfunction
14 endmodule
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 module factorial_test;
4   reg [31:0]N;
5   wire [63:0]y;
6   factorial dut(N,y);
7   initial begin
8     N=0;
9     #5 N=4;
10    #5 N=5;
11    #6 N=6;
12    #5 N=1;
13  end
14  initial begin
15    $monitor ("%0d factorial is = %0d",N,y);
16  end
17 endmodule
```

Output

```
0 factorial is = 1
4 factorial is = 24
5 factorial is = 120
6 factorial is = 720
1 factorial is = 1
```


60) Write a Verilog code SISO.

Design code

```

1 // Code your design here
2 module siso(clk,rst,sin,sout);
3   input clk,rst,sin;
4   output sout;
5   reg [3:0] temp;
6   assign sout=temp[0];
7   always @(posedge clk)
8     begin
9       if (rst)
10        temp<=0;
11      else
12        temp<={sin,temp[3:1]};
13    end
14 endmodule

```

Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module siiso_test;
4   reg clk,rst,sin;
5   wire sout;
6   siso dut(clk,rst,sin,sout);
7   initial begin
8     clk=0;rst=1;
9     #6 rst=0; sin=1;
10    #9 sin=0;
11    #10 sin=1;
12    #10 sin=0;
13    #10 sin=1;
14    #10 sin=1;
15    #100 $finish;
16  end
17  always
18    #5 clk=~clk;
19  initial begin
20    $monitor("sim time=%0t,rst=%b,sin=%b,sout=%b", $time,rst,sin,sout);
21    $dumpfile("dump.vcd");
22    $dumpvars(0,clk,rst,sin,sout);
23  end
24 endmodule

```

Output

```

sim time=0,rst=1,sin=x,sout=x
sim time=5,rst=1,sin=x,sout=0
sim time=6,rst=0,sin=1,sout=0
sim time=15,rst=0,sin=0,sout=0
sim time=25,rst=0,sin=1,sout=0
sim time=35,rst=0,sin=0,sout=0
sim time=45,rst=0,sin=1,sout=0
sim time=55,rst=0,sin=1,sout=1
sim time=65,rst=0,sin=1,sout=0
sim time=75,rst=0,sin=1,sout=1
Simulation complete via $finish(1) at time 155 NS + 0
./testbench.sv:15    #100 $finish;

```

61) Write a Verilog code SIPO.

Design code

```

1 // Code your design here
2 module sipo(clk,rst,si,po);
3     input clk,rst,si;
4     output reg [3:0] po;
5     reg [3:0] temp;
6     always @(posedge clk or posedge rst)
7     begin
8         if(rst)
9             temp<=0;
10        else
11            temp<={si,temp[3:1]};
12            po<=temp;
13        end
14    endmodule

```

Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module sipo_test;
4     reg clk,rst,si;
5     wire [3:0] po;
6     sipo dut(clk,rst,si,po);
7     initial begin
8         clk=0;rst=1;
9         #12 rst=0;si=1;
10        #12 si=1;
11        #12 si=1;
12        #12 si=1;
13        #12 si=1;
14        #200 $finish;
15    end
16    always
17        #5 clk=~clk;
18    initial begin
19        $monitor("sim time=%0t,rst=%b,si=%b,po=%b", $time,rst,si,po);
20        $dumpfile("dump.vcd");
21        $dumpvars(0,clk,rst,si,po);
22    end
23 endmodule

```

Output

```

sim time=0,rst=1,si=x,po=xxxx
sim time=5,rst=1,si=x,po=0000
sim time=12,rst=0,si=1,po=0000
sim time=25,rst=0,si=1,po=1000
sim time=35,rst=0,si=1,po=1100
sim time=45,rst=0,si=1,po=1110
sim time=55,rst=0,si=1,po=1111
Simulation complete via $finish(1) at t
./testbench.sv:14      #200 $finish;

```

62) Write a Verilog code PISO.

Design code

```

1 // Code your design here
2 module piso(clk,rst,cnt,pi,so);
3   input clk,rst,cnt;
4   input [3:0]pi;
5   output reg so;
6   reg [3:0]temp;
7   always @ (posedge clk)
8   begin
9     if (rst)
10      temp<=0;
11    else
12      begin
13        if(cnt)
14          temp<=pi;
15        else
16          temp<={1'b0,temp[3:1]};
17      end
18    so<=temp[0];
19  end
20 endmodule

```

Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module piso_test;
4   reg clk,rst,cnt;
5   reg [3:0]pi;
6   wire so;
7   piso dut(clk,rst,cnt,pi,so);
8   initial begin
9     clk=0;rst=1;
10    #12 rst=0; cnt=1; pi=4'b1010;
11    #10 cnt=0;
12    #200 $finish;
13  end
14  always
15    #5 clk=~clk;
16  initial begin
17    $monitor ("sim time=%0t,rst=%b,cnt=%b,pi=%b,so=%b", $time,rst,cnt,pi,so);
18    $dumpfile("dump.vcd");
19    $dumpvars(0,clk,rst,cnt,pi,so);
20  end
21 endmodule

```

Output

```

sim time=0,rst=1,cnt=x,pi=xxxx,so=x
sim time=12,rst=0,cnt=1,pi=1010,so=x
sim time=15,rst=0,cnt=1,pi=1010,so=0
sim time=22,rst=0,cnt=0,pi=1010,so=0
sim time=35,rst=0,cnt=0,pi=1010,so=1
sim time=45,rst=0,cnt=0,pi=1010,so=0
sim time=55,rst=0,cnt=0,pi=1010,so=1
sim time=65,rst=0,cnt=0,pi=1010,so=0
Simulation complete via $finish(1) at time 222 NS + 0

```

63) Write a Verilog code 3bit up-down counter using FSM.

Design code

```

1 // Code your design here
2 module up_down3bit(clk,rst,cnt,y);
3   input clk,rst,cnt;
4   output reg [2:0] y;
5   reg [2:0] ps,ns;
6   parameter s0=3'd0;
7   parameter s1=3'd1;
8   parameter s2=3'd2;
9   parameter s3=3'd3;
10  parameter s4=3'd4;
11  parameter s5=3'd5;
12  parameter s6=3'd6;
13  parameter s7=3'd7;
14  always @(posedge clk)
15    begin
16      if(!rst)
17        ps<=s0;
18      else
19        ps<=ns;
20    end
21  always @(ps,cnt)
22    begin
23      case(ps)
24        s0:if(cnt)
25          begin
26            ns<=s1;
27            y<=3'd0;
28          end
29        else
30          begin
31            ns<=s7;
32            y<=3'd0;
33          end
34        s1:if(cnt)
35          begin
36            ns<=s2;
37            y<=3'd1;
38          end
39        else
40          begin
41            ns<=s0;
42            y<=3'd1;
43          end
44        s2:if(cnt)
45          begin
46            ns<=s3;
47            y<=3'd2;
48          end
49        else
50          begin
51            ns<=s1;
52            y<=3'd2;
53          end
54        s3:if(cnt)
55          begin
56            ns<=s4;
57            y<=3'd3;
58          end
59        else
60          begin
61            ns<=s2;
62            y<=3'd3;
63          end
64        s4:if(cnt)
65          begin
66            ns<=s5;
67            y<=3'd4;
68          end
69        else
70          begin
71            ns<=s3;
72            y<=3'd4;
73          end
74        s5:if(cnt)
75          begin
76            ns<=s6;
77            y<=3'd5;
78          end
79        else
80          begin
81            ns<=s4;
82            y<=3'd5;
83          end
84        s6:if(cnt)
85          begin
86            ns<=s7;
87            y<=3'd6;
88          end
89        else
90          begin
91            ns<=s5;
92            y<=3'd6;
93          end
94        s7:if(cnt)
95          begin
96            ns<=s0;
97            y<=3'd7;
98          end
99        else
100         begin
101           ns<=s6;
102           y<=3'd7;
103         end
104        default: begin
105          ns<=s0;
106          y<=3'd0;
107        end
108      endcase
109    end
110 endmodule

```


Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module up_down3bit_test;
4   reg clk,rst,cnt;
5   wire [2:0] y;
6   up_down3bit dut(clk,rst,cnt,y);
7   initial begin
8     clk=0;rst=0;
9     #15 rst=1; cnt=1;
10    #80 cnt=0;
11    #200 $finish;
12  end
13  always
14    #5 clk=~clk;
15  initial begin
16    $monitor("sim time=%0t,clk=%b,rst=%b,cnt=%b,y=%b",$time,clk,rst,cnt,y);
17    $dumpfile("dump.vcd");
18    $dumpvars(0,clk,rst,cnt,y);
19  end
20 endmodule

```

Output waveform



Output

```

sim time=0,clk=0,rst=0,cnt=x,y=xxx
sim time=5,clk=1,rst=0,cnt=x,y=000
sim time=10,clk=0,rst=0,cnt=x,y=000
sim time=15,clk=1,rst=1,cnt=1,y=111
sim time=20,clk=0,rst=1,cnt=1,y=111
sim time=25,clk=1,rst=1,cnt=1,y=000
sim time=30,clk=0,rst=1,cnt=1,y=000
sim time=35,clk=1,rst=1,cnt=1,y=001
sim time=40,clk=0,rst=1,cnt=1,y=001
sim time=45,clk=1,rst=1,cnt=1,y=010
sim time=50,clk=0,rst=1,cnt=1,y=010
sim time=55,clk=1,rst=1,cnt=1,y=011
sim time=60,clk=0,rst=1,cnt=1,y=011
sim time=65,clk=1,rst=1,cnt=1,y=100
sim time=70,clk=0,rst=1,cnt=1,y=100
sim time=75,clk=1,rst=1,cnt=1,y=101
sim time=80,clk=0,rst=1,cnt=1,y=101
sim time=85,clk=1,rst=1,cnt=1,y=110
sim time=90,clk=0,rst=1,cnt=1,y=110
sim time=95,clk=1,rst=1,cnt=0,y=111
sim time=100,clk=0,rst=1,cnt=0,y=111
sim time=105,clk=1,rst=1,cnt=0,y=110
sim time=110,clk=0,rst=1,cnt=0,y=110
sim time=115,clk=1,rst=1,cnt=0,y=101
sim time=120,clk=0,rst=1,cnt=0,y=101
sim time=125,clk=1,rst=1,cnt=0,y=100
sim time=130,clk=0,rst=1,cnt=0,y=100
sim time=135,clk=1,rst=1,cnt=0,y=011
sim time=140,clk=0,rst=1,cnt=0,y=011
sim time=145,clk=1,rst=1,cnt=0,y=010
sim time=150,clk=0,rst=1,cnt=0,y=010
sim time=155,clk=1,rst=1,cnt=0,y=001
sim time=160,clk=0,rst=1,cnt=0,y=001
sim time=165,clk=1,rst=1,cnt=0,y=000

```

64) Write a Verilog code for 0-2-5-7 using FSM.

Design code

```

1 // Code your design here
2 module fsm0257(clk,rst,y);
3   input clk,rst;
4   output reg [2:0]y;
5   reg [1:0]ps,ns;
6   parameter s0=3'd0;
7   parameter s2=3'd1;
8   parameter s5=3'd2;
9   parameter s7=3'd3;
10  always @(posedge clk)
11  begin
12    if(rst)
13      ps<=0;
14    else
15      ps<=ns;
16  end
17  always @(ps)
18  begin
19    case(ps)
20      s0:begin
21        ns<=s2;
22        y<=3'd0;
23      end
24      s2:begin
25        ns<=s5;
26        y<=3'd2;
27      end
28      s5:begin
29        ns<=s7;
30        y<=3'd5;
31      end
32      s7:begin
33        ns<=s0;
34        y<=3'd7;
35      end
36      default:begin
37        ns<=s0;
38        y<=3'd0;
39      end
40    endcase
41  end
42 endmodule
43

```

Test bench

```


1 // Code your testbench here
2 // or browse Examples
3 module fsm0257_test;
4   reg clk,rst;
5   wire [2:0]y;
6   fsm0257 dut(clk,rst,y);
7   initial begin
8     clk=0;rst=1;
9     #12 rst=0;
10    #200 $finish;
11  end
12  always
13    #5 clk=~clk;
14  initial begin
15    $monitor ("sim time=%0t,clk=%b,rst=%b,y=%b", $time,clk,rst,y);
16    $dumpfile("dump.vcd");
17    $dumpvars(0,clk,rst,y);
18  end
19 endmodule

```

Output

```
sim time=0,clk=0,rst=1,y=xxx
sim time=5,clk=1,rst=1,y=000
sim time=10,clk=0,rst=1,y=000
sim time=12,clk=0,rst=0,y=000
sim time=15,clk=1,rst=0,y=010
sim time=20,clk=0,rst=0,y=010
sim time=25,clk=1,rst=0,y=101
sim time=30,clk=0,rst=0,y=101
sim time=35,clk=1,rst=0,y=111
sim time=40,clk=0,rst=0,y=111
sim time=45,clk=1,rst=0,y=000
sim time=50,clk=0,rst=0,y=000
sim time=55,clk=1,rst=0,y=010
sim time=60,clk=0,rst=0,y=010
sim time=65,clk=1,rst=0,y=101
sim time=70,clk=0,rst=0,y=101
sim time=75,clk=1,rst=0,y=111
sim time=80,clk=0,rst=0,y=111
sim time=85,clk=1,rst=0,y=000
sim time=90,clk=0,rst=0,y=000
sim time=95,clk=1,rst=0,y=010
sim time=100,clk=0,rst=0,y=010
sim time=105,clk=1,rst=0,y=101
sim time=110,clk=0,rst=0,y=101
sim time=115,clk=1,rst=0,y=111
sim time=120,clk=0,rst=0,y=111
sim time=125,clk=1,rst=0,y=000
sim time=130,clk=0,rst=0,y=000
sim time=135,clk=1,rst=0,y=010
sim time=140,clk=0,rst=0,y=010
sim time=145,clk=1,rst=0,y=101
sim time=150,clk=0,rst=0,y=101
sim time=155,clk=1,rst=0,y=111
```

Output Waveform



65) Write a Verilog code for XOR using UDP.

Design code

```
1 // Code your design here
2
3 module xnor_gate_w(output y, input a, input b);
4     xnor_gate my_xnor(y, a, b);
5 endmodule
```

Test bench

```
1 // Code your testbench here
2 // or browse Examples
3 primitive xnor_gate (out, a, b);
4     output out;
5     input a, b;
6     table
7         1 1 : 1;
8         0 0 : 1;
9         1 0 : 0;
10        1 0 : 0;
11    endtable
12 endprimitive
13 module tb;
14     reg a, b;
15     wire y;
16     xnor_gate_w dut(y, a, b);
17     initial begin
18         a = 0; b = 1;
19         #10 a = 0; b = 1'bx;
20         #10 a = 1'bx; b = 0;
21         #10 a = 1'bx; b = 1;
22         #10 a = 1; b = 1;
23         #20 $finish;
24     end
25     initial begin
26         $monitor("a = %b, b = %b, y = %b", a, b, y);
27     end
28 endmodule
```

Output

```
a = 0, b = 1, y = x
a = 0, b = x, y = x
a = x, b = 0, y = x
a = x, b = 1, y = x
a = 1, b = 1, y = 1
```


66) Write a Verilog code for JK FF using FSM.

Design code

```

1 module JK_fsm(clk,rst,j,k,y);
2   input clk,rst,j,k;
3   output reg y;
4   reg ps,ns;
5   parameter s0=1'b0;
6   parameter s1=1'b1;
7   always @(posedge clk)
8   begin
9       if (rst)
10          ps<=s0;
11       else
12          ps<=ns;
13   end
14   always @(ps,j,k)
15   begin
16       case(ps)
17       s0:if((j==1&&k==0)|| (j==1&&k==1))
18          begin
19              ns<=s1;
20              y<=1;
21          end
22       else
23          begin
24              ns<=s0;
25              y<=0;
26          end
27       s1:if((j==0&&k==1)|| (j==1&&k==1))
28          begin
29              ns<=s0;
30              y<=0;
31          end
32       else
33          begin
34              ns<=s1;
35              y<=1;
36          end
37       default:begin
38          ns<=s0;
39          y<=0;
40       end
41   endcase
42   end
43 endmodule

```

Test bench

```


1 // Code your testbench here
2 // or browse Examples
3 module JK_fsm_test;
4   reg clk,rst,j,k;
5   wire y;
6   JK_fsm dut(clk,rst,j,k,y);
7   initial begin
8       clk=0;rst=1;
9       #15 rst=0;j=0;k=0;
10      #10 j=0;k=1;
11      #10 j=1;k=0;
12      #10 j=1;k=1;
13      #200 $finish;
14   end
15   always
16       #5 clk=~clk;
17   initial begin
18       $dumpfile("dump.vcd");
19       $dumpvars(0,clk,rst,j,k,y);
20   end
21 endmodule

```

Output waveform



67) Write a Verilog code for



Design code

```

1 // Code your design here
2 module clk_gen(clk,rst,a,q);
3   input clk,rst,a;
4   output reg q;
5   always @(posedge clk,posedge a,negedge a)
6     begin
7       if (rst)
8         q<=0;
9       else if(a)
10        begin
11          if (clk)
12            q<=1;
13        end
14       else if (!a)
15         q<=0;
16       else
17         q<=q;
18     end
19 endmodule

```


Test bench

```

1 // Code your testbench here
2 // or browse Examples
3 module clk_gen_test;
4   reg clk,rst,a;
5   wire q;
6   clk_gen dut(clk,rst,a,q);
7   initial begin
8     clk=0;rst=1;
9     #12 rst=0;
10    #2 a=1;
11    #7 a=0;
12    #2 a=1;
13    #6 a=0;
14    #20 $finish;
15  end
16  always
17    #5 clk=~clk;
18  initial begin
19    $dumpfile("dump.vcd");
20    $dumpvars(1,clk_gen_test);
21  end
22 endmodule

```

Output Waveform



68) Write a Verilog code to generate clock of 0.5ns,5ns,3ns time period.

Design code

```

1 // Code your testbench here
2 // or browse Examples
3 `timescale 1ns/1ps;
4 //*****3ns time period*****
5 /*module test;
6     reg clk;
7     initial begin
8         clk=0;
9         #20 $finish;
10    end
11    always
12        #1.5 clk=~clk;
13    initial begin
14        $dumpfile("dump.vcd");
15        $dumpvars(0,clk);
16    end
17 endmodule*/
18 //*****5ns time period*****
19 /*module test;
20     reg clk;
21     initial begin
22         clk=0;
23         #20 $finish;
24    end
25    always
26        #2.5 clk=~clk;
27    initial begin
28        $dumpfile("dump.vcd");
29        $dumpvars(0,clk);
30    end
31 endmodule */
32 //*****0.5ns or 500ps time period**
33 module test;
34     reg clk;
35     initial begin
36         clk=0;
37         #20 $finish;
38    end
39    always
40        #0.25 clk=~clk;
41    initial begin
42        $dumpfile("dump.vcd");
43        $dumpvars(0,clk);
44    end
45 endmodule

```

Output Wave form for 0.5 ns

