STRUCTURAL PROGRAMMING

Q. 4 bit Adder using Full Adder:

VERILOG CODE:

```
//Lower level module
module FA(A,B,Cin,Sum,Cout);
 input A,B,Cin;
 output Sum, Cout;
 assign Sum=A^B^Cin;
 assign Cout=(A&B)|(B&Cin)|(A&Cin);
endmodule
//Top Level Module
'include "FA.v"
module adder4bit(A,B,Cin,S,Cout);
 input [3:0]A,B;
 input Cin;
 output [3:0]S;
 output Cout;
 wire [2:0]C;
 FA f1(A[0],B[0],Cin,S[0],C[0]);
 FA f2(A[1],B[1],C[0],S[1],C[1]);
 FA f3(A[2],B[2],C[1],S[2],C[2]);
 FA f4(A[3],B[3],C[2],S[3],Cout);
endmodule
TESTBENCH CODE:
module adder4bit;
  reg [3:0] A, B;
  reg Cin;
  wire [3:0] Sum;
  wire Cout;
```

```
integer i;
  adder4bit uut (A,B,Cin,Sum,Cout);
  initial begin
    Cin = 0;
   $monitor("Time=%0t, A=%b, B=%b, Cin=%b => Sum=%b Cout=%b", $time, A, B, Cin,
Sum, Cout);
   for (i = 0; i < 256; i = i + 1)
 initial begin
       {A,B}=i;
         #10;
       end
  end
   initial begin
  $dumpfile("dump.vcd");
  $dumpvars(0,A, B, Cin, Sum, Cout);
 end
endmodule
```

OUTPUT WAVEFORM:

