

# Assignment No: 1

Page No.:

Date:


youva

Q.1 With key Features Compare 8085 up & 8086 UP.

8085	8086
1. 8-bit microprocessor	1. 16-bit microprocessor.
2. Non-pipeline micro-processor.	2. Pipelined microprocessor. Hence, perform high and Fetch time is eliminated.
3. Provide on-chip clock generation	3. Requires external clock generator.
4. Memory is not segmented.	4. Memory is segmented. Hence can be used for multiprogramming.
5. Can access 64 K memory locations & 256 IO ports	5. Can access 1 MB Memory location & 64 K IO ports.
6. Provides 5 interrupts. But interrupts are not flexible.	6. Provides 256 interrupts. they are flexible.
7. Does not provide on-chip Memory management unit.	7. Provide on chip Memory Mgt unit.
8. Does not provide multiply & divide operations.	8. Provides multiply & divide operations.



## Memory Interface





## BIU : [Bus Interface Unit]

- ① BIU acts as an interface bet<sup>n</sup> the system bus and exter<sup>n</sup> execution unit.
- ② It sends out address to I/O ports and memories.
- ③ BIU Fetches the instruction From Memory.
- ④ It read data From I/O ports & memories.
- ⑤ It writes data to port & memories.
- ⑥ BIU supports pipelining.
- ⑦ BIU consist of Prefetch queue, segment register, instruction pointer, 20-bit adder.

### I) Instruction Prefetch Queue :-

- 1) BIU Fetches as many as 6 inst<sup>n</sup> bytes ahead of time From memory.
- 2) These pre-fetched instruction bytes are held in FIFO group of register, reffered as instruction queue.
- 3) These bytes are then given to EU.
- 4) This pre-fetching operation of BIU is in parallel with execution operation of EU which improves speed of execution.

### II) Segment Register

segment

1. BIU contains 4 16-bit register.
2. - Code segment Register (CS)
3. - Data segment Register (DS)
- Stack segment Register (SS)
- Extra segment Register (ES)



- 3) CS register holds 16-bit of starting address of code segment. (A memory segment where the program is stored)
- 4) DS register holds 16-bit of starting address of Data segment (A memory segment where Data is stored).
- 5) SS register holds 16 bit address of stack segment. (A memory where data segment address is stored)
- 6) ES register holds 16 bit starting address of Extra segment. (A memory segment used to store Additional data segment.)

### III) Instruction Pointer :-

- 1) It is 16-bit register.
- 2) It holds 16-bit address of the next code byte to be executed within code segment.
- 3) The value in instruction pointer is referred as offset. It is added to the content of CS register to obtain physical address of next inst<sup>n</sup> word to be executed.



## 2. EU (Execution Unit) :-

- 1) EU provides addresses to BIU from where instruction / Data is to be fetched.
- 2) It reads inst<sup>n</sup> from pre-fetch queue, then decodes & executes the inst<sup>n</sup>.
- 3) It contains control system, instruction decoder, ALU, Flag register, general purpose Register.

### I) Control System :-

- 1) EU contains control circuit which direct all internal operations.
- 2) It controls all the operations & flow of data within microprocessor.

### II) Instruction Decoder :-

- 1) It decodes the instruction fetch from memory & generates various control signals to complete the operations.

III) ALU :- 1) EU of 8086 has a 16-bit ALU which carries out Arithmetic & logical operations on 8-bit as well as 16-bit data.

- 2) It performs operations like Addition, Subtraction, AND, OR, XOR, Increment, decrement, rotate etc.



#### 4) Flag Register

i) FU of 8086 has 16-bit Flag register.  
It contains 9 active Flags.

i) Carry Flag :- • This Flag is set to 1, when the carry is generated from MSB's of operands in addition.

- In subtraction this Flag Functions as borrow.
- If there is no carry / borrow the ALU reset this Flag to 0.

ii) Parity Flag :-

- 8086 provides even parity Flag.
- If result contains even no. of 1's then ALU set the parity Flag to 1.
- If result contains odd no. of 1's then ALU reset this Flag to 0.

iii) Auxiliary Carry Flag :-

- If an operation performed by ALU generates carry / borrow from D3 bit then AC Flag is set to 1 otherwise it is reset to 0.



IV) Zero Flag :- If the result of operation is zero the ALU set this Flag to 1 otherwise reset zero Flag.

V) Sign Flag :- • This Flag is used in signed arithmetic operations.

- It is ignored in unsigned arithmetic & logical operation.
- If the result of operation is negative then sign flag is set to 1 otherwise it is reset to 0.

VI) Overflow Flag :- • In signed arithmetic operation MSB is reserved for sign.

- In such case if result is too long to fit in 7 bit or 15 bit overflow flag is set otherwise it is reset.

VII) Trap Flag :- • By setting this flag 8086 is forced into single step mode.

- This allows user to execute one inst<sup>n</sup> of a program at a time.

VIII) Interrupt Flag :- • IF is set, 8086 recognise external interrupts on INTR.

- If it is reset, 8086 does not recognise external interrupts.

IX) Direction Flag :- • It is used in string operations.

- If it is set, string pointer is auto decrement.
- If it is reset, string pointer is auto incremented.



### 5] General Purpose Register :-

- 1) EU of 8086 has eight 8-bit general purpose register.  
AH, AL, BH, BL, CH, CL, DH, DL
- 2) These registers can be used for storage of 8-bit data.
- 3) These register can be used in pair for 16 bit storage  
 $AH-AL = AX$        $BH-BL = BX$   
 $CH-CL = CX$        $DH-DL = DX$
- 4) Some of these register are also used for special task, for ex CX is used as counter.
- 5) It also contains SP, BP, SI, DI
- 6) SP is stack pointer which contains 16-bit offset within stack segment.
- 7) BP is Base pointer which is used to hold 16-bit offset from particular segment.
- 8) SI is Source index register.
- 9) DI is destination index register.

Q.3 With the example, explain all addressing mode of INTEL-86  $\mu$ p.

⇒

#### 1. Immediate Addressing Mode :-

If data is present in the inst<sup>n</sup> itself, it is called as immediate addressing mode.

e.g :-

ADD AL, 01H

MOV CX, 1048H



## 2) Direct Addressing Mode :-

If the data is present at the 16 bits address which is also called as offset address & the segment address being indicated by the 'inst' is called as direct Addressing mode.

For. e.g. :-

MOV AX, [5000H] Suppose DS = 2345H

$$P.A = DS \times 10 + [5000H]$$

$$= 2345 \times 10 + 5000$$

$$= 28450$$

## 3) Register Addressing Mode :-

In this mode, operands are specified during use of registers also register may be use as source operand, destination operand or both.

Ex :- MOV BX, CX

ADD CL, AL

## 4) Register Indirect Addressing Mode :-

If the data is present in the address equal to the value of data in register mentioned in the 'inst' then it is called as register indirect Addressing Mode.

Ex :-

MOV AX, [BX]



### 5) Register Relating Addressing Mode :-

If the data is located at an address equal to the sum of value & contents of register then it is called as register relative Addressing mode

Ex :- `MOV CL, [BX+04H]`

$$EA = DS * 10 + [BX+04H]$$

### 6) Index Addressing Mode :-

In this addressing mode, the operand address is calculated as segment / Base register + an index register.

For e.g :-

`MOV AX, [SI]`

`MOV DX, [DI]`

$$EA = DS * 10 + [SI]$$

$$DS * 10 + [DI]$$

### 7) Base Indexed Addressing Mode :-

If the data is located at an address is equals to the sum of value in a register & an indexed register like SI, DI, then it is called as Base indexed AM.

For e.g :-

`MOV AX, [BX][SI]`

$$EA = DS * 10 + [BX] + [SI]$$



## 2) Relative Based Indexed Addressing Mode.

This is the combination of Index Addressing & Base Indexed addressing mode.  
e.g.:-

MOV AX, 40H [BX][SI]  
 $EA = DS * 10 + 40H + [BX] + [SI]$

Q. 4 What are different two types of procedure what is CALL & RET inst<sup>n</sup> for FAR & NEAR Procedure.

⇒

i) Procedure :- (i) A procedure is group of instruction that usually performs one task. It is a reusable section of a software which is stored in memory once but can be used as often as necessary.

(e) There are 2 types of Procedure.

i) Near Procedure ii) Far Procedure.

i) Near Procedure :- If, A procedure is written in the same code segment which is calling that procedure called as Near Procedure.

ii) FAR Procedure :- A procedure is known as FAR procedure if it is written in the different code segment that the calling segment.



Page No.   
 Date:   
 youva

II) CALL Instruction :- ① The CALL Inst<sup>n</sup> is used to transfer execution to a procedure ② It performs two operations when it executes, first it stores the address of instruction after the CALL instruction on the stack. ③ Second it changes the content of IP in case of Near CALL & changes the content of IP & CS in case of FAR call. ④ There are two types of CALLS

- Near CALL
- FAR CALL

\* Operation for Near CALL :- When 8086 executes a near CALL instruction, it decrements the stack pointer by 2 & copies the IP register contents onto the stack. It copies address of first Inst<sup>n</sup> of called Procedure.

$SP \leftarrow SP - 2$

$IP \rightarrow$  Store onto stack

$IP \leftarrow$  Starting address of a procedure.

\* Operation of FAR CALL :- When 8086 executes FAR CALL, it decrements the stack pointer by 2 & copies the contents of CS to the stack. It decrements the stack pointer by 2 again & copies the content of IP register to the stack.



$$SP \leftarrow SP - 2$$

CS contents  $\rightarrow$  stored on stack

$$SP \leftarrow SP - 2$$

IP contents  $\rightarrow$  stored on stack

CS  $\leftarrow$  Base Address of segment having Proc.

IP  $\leftarrow$  address of first inst<sup>n</sup> in procedure

III) RET Instruction :- i) The RET inst<sup>n</sup> will return execution from a procedure to the next instruction after CALL the main program.

2) At the end of every procedure RET inst<sup>n</sup> must be executed.

3)

Operation for Near Procedure :-

1) For Near procedure, the return is done by replacing the IP register with a address popped off from stack & then SP will be incremented by 2.

$$IP \leftarrow \text{Address From top of stack}$$
$$SP \leftarrow SP + 2$$

2) Operation for FAR Procedure :-

IP register is replaced by address popped off from top of stack, then SP will be incremented by 2.

$$IP \leftarrow \text{Address From top of stack}$$
$$SP \leftarrow SP + 2$$
$$CS \leftarrow \text{Address From top of stack}$$
$$SP \leftarrow SP + 2$$