
	Assignment	Page No.: Youva
9.1	With key Features Co	mpare 8085 up 6 8086 UP
	- 8085	8086
1	8-bit microprocessor	1. 16-bit microprocessor.
2.	Non-pipeline micro- processor.	2. Pipelined microprocessor Hence, perform high and fetch time is eliminated.
3	Provide on-chip clock generation	3. Requires external clock generator.
4.	Memory is not segme- nted.	4. Memory is segmented. Hence can be used For ultiprograming
5.	Can access 64 k memory iocations of 256 Toports	5. Can access 1 MB Memory location & 64 K IO ports.
σ.	Provides 5 interupts. But interupts are not Flexible.	6. Provides 256 interupts. they are flexible.
7.	Does not provide on-chip Memory managment unit	7. Provide on chip Memory Mgt unit
	Does not provide multiply & divide operations.	8. Provides multiply 4 divide operations.





Scanned by CamScanner


Date:
BIU: [Bus interface unit]
DIO - L 1805 Interface Giat 3
(1) BIU acts as an Interface bet? the
and by and extension unit.
system bus and exter execution unit
1) It sends out address to I/O
ports and memories of the Manny
3 BIU Fetches the instruction From Memory
1) It read data from Ilo ports & memories.
5) It writes data ito port 4 mories.
D BIO supports pipelining
1) BIU consist of Prefect gueue, segment
register, instruction painter, 20 -bit
i adder mange mix 10 minus
Stable to the to the
I) Instruction Prefetch Queue
D BIU Fetches as many as Grinst bytes
ahead of time from memory.
2) These pre-fetched instruction bytes are
held an FIFO group of register, refferd
as Postruction gueue
3) These bytes are then given to EU.
4) This pre-fetching operation of BID is
in parallel with execution operation
in parallel with execution operation
of EU which improves speed of execution
II) Segment Register
Jegment Register
Segment
1 BIU contains 4 16-bit register.
2 - Code segment Register (CS)
3 - Data segment Register (DS)
- Stack segment Register (5s)
- Extra segment Register (FS)
Coopped by ComScopped

ATTENDED TO SERVICE LANGUE DE LA CONTRACTOR DE LA CONTRAC
TV) Zero Flag: If the result of operation is zero the ALU set this Flag to 1
otherwise reset zero flag.
Sign Flag : This Flag is used in signed
arithmatic Operations.
It is ignored in unsigned arithmetic 4
logical Operational and of all
. If the result of operation is negative
then sign flag is set to 1: otherwise it is
· bareset toro oxylligan and to amos (
a policy of the top of the control of
VI) OverFlow Flag : In signed arithmatic operation
MSB is reserved for sign.
· In Such a case wiff result is too long to fit in
7 bit ords bit overflow flag is set
Otherwise lit is reset to
8) St is source index orginto
is forced into single step mode.
is forced into single step mode. This allows wer to execute one inst Of a program at a time.
Of a program at a time
PXternal interupts on INTR
IF It is reset . 8086 dues not recognise
external interupts on INTR TF It is reset, 8086 dues not recognise external interupts
abora proposition and a second
IX) Direction Floor . It is used in string operations
Direction Flag: This used in string Operations • If it is set, string pointer is out decrement. • If it is reset, string pointer is auto increme-
· TE it is reset a string pointer is onto governe
abod points
nted.

	5] General Purpose Register:	
555	5 General ranges	
	oner has eight	
	purpose register on (1) DH, DL	
-	purpose register. AH, AL, BH, BL, CH, CL, DH, DL AH, AL, BH, BL, CH, CL, DH, DL AH, AL, BH, BL, CH, CL, DH, DL	
-	2) These registers	
	of 8-bit data.	
	of 8-bit dater. 3) These register can be used in pair For 16 bit Storage	
	AH-AL = AX BH-BL = BX	
- Bui	AU-CI - CX 100 DH DL = DX	
2 71 744	4) Some of these register are also used for	
	special task for ex cx is used as counter	
antime Sec	5) It rayo containts · SP BP SI, DI	
	o) sp is stack pointer which contain 16-bit	
aidil of	offset within Stack segment.	
	7) BP is base pointer which is used to hold	
	16-bit offset from particular segment.	
	8) SI is Source index register.	
28 08	9) DI 11 destination index register	
	shop asia straig otal barrent il	
9.3	With the example, explain all addressing male	
0	of Intel 86 up.	
=======================================		
- Major	1. Immidiate Addressing Mode:	
2	TE data is present ?	
The state of the s	itself, it is could be inst?	
	itself, it is called as immidiate	
MOH MO	addressing mode. Immidiate	
francis es el	e.g.: ADD AL OLH	
ann rail	eg: ADD AL, OIH MOV CX, 1049 H	
	Mov Cx, 1048 H	







ID CALL Instruction :- OThe CALL Post 1's used to transfer execution to a procedure @ It perform two operation. when it executes ifirst it stores the address of Instruction after the CALL Postruction on the stack @ second it changes the content of IP in case of Near CALL & changes the content of IP & OS IN COSE OF FAR COIL 4) There are two types of CALLS - Near CALL FAR CALL SULMO Manuel Indi coils * Operation for Near CALL: when 8086 executes a near CALL Instruction, it decrements the stack pointer by 2 \$ copper the IP register contents on to the Stack. It coppes address of first instruct called Procedure SP - SP-2 TP -> Store onto stack IP - Storting address of a procedure. * operation of FAR CALL: when 8086 executes FAR CALL wit decrements the stack pointer by 2 & copies the contents of Cs to the stack. It decrements the stack pointer by a again & copies the content of IP register to the stack