


EE-309

PROJECT.



load ⊗
Branch ⊗

ADA:

PC \rightarrow MI-A	M-RE
PC \rightarrow W-Dy	PC-R
MI-D \rightarrow P1-A	PC-W
PC \rightarrow ALU2-A	P1-W
+1 \rightarrow ALU2-B	
ALU2-C \rightarrow PC	

} S1.

P1 \rightarrow P2

c.s
P2-W } S2

P2 \rightarrow R-A₁

P2 \rightarrow R-A₂

R-D₁ \rightarrow P3

R-D₂ \rightarrow P3

} S3

P3 \rightarrow ALU1-A

P3 \rightarrow ALU2-B

ALU1-C \rightarrow P4

} S4

P4 \rightarrow P5

} S5

P5 \rightarrow REA3

P5 \rightarrow RE-D3

} S6 • REA3

P1-A (16)

P2-A (8)

P2-B (8)


P3-A (16)

P3-B (16)


P4-A (16)

P5-A (16)

ADC:



ADZ:



PC_R
PC_W
IM_R
P1_W

[STAGE-1]
I-F

P2_W

[STAGE-2]
I-D

P3_W
SE_W
SE_W
RF_R
COMP_W

[STAGE-3]
R-R

ALU_op C-e
ALU_out Z-e
P4_W T1-W
PE_W

[STAGE-4]
EX

DM_W
DM_R
P5_W

[STAGE-5]
MEM

RF_W1
RF_W2

[STAGE-6]
W-B

INSTRUCTION

ENCODING

R-type:

15-12	11-9	8-6	5-3	2	1-0
<u> </u>	<u> </u>	<u> </u>	<u> </u>	↓	<u> </u>
op-code	RA	RB	RC	C	CZ


I-type:

15-12	11-9	8-6	5-0
<u> </u>	<u> </u>	<u> </u>	<u> </u>
op-code	RA	RB	IMM


J-type:

15-12	11-9	8-0
<u> </u>	<u> </u>	<u> </u>
opcode	RA	IMM

* Instruction Fetch



* Instruction Decode




* Register Read.

* Here, A₃-ADD-wb is of wb stage.

* Here, RF-D₃-wb is of w.b stage.

* Here, RF-WF-wb is of w.b stage.

$$+16 + 16 + 16 + 1 + 3$$




178 + 2

M1-SL-ID →
M2-SL-ID →
M6-SL-ID →
M7-SL-ID →
M-EX-SL-ID →
M-MEM-SL-ID →
M9, M8 →

$$\frac{94 + 52}{\downarrow} 150$$


→ M1-SL-RR (1)
→ M2-SL-RR (2)
→ M6-SL-RR (1)
→ M7-SL-RR (2)
→ M-EX-SL-RR (2)
→ M-MEM-SL-RR (2)
M9, M8-RR (2)

* Always use D2 line to store something in DM.



* Memory R/w

155




M.MEM.SL-EX
Mg-SL-EX

* Always use D2 line to store something in DM.

118 + 16

* Write Back.



* Dependency of LW-SW Inst.

* LM-SM

* BEQ and Jump instructions.

* MAIN file development

* Instruction - fetch stage.