/IPB/20_Software/SCDD Library/LVDC DSP_C

 $\mathsf{SCDD}_\mathsf{Mpu}$

Software Component Detailed Design

Version: 0.8 Printed by: I-Ritesh.K Printed on: Friday, August 2, 2024

Contents

1	Software Component Design Description	1
1.1	Introduction	1
2	Attributes	2
3	Views	3
4	Мри	4
4.1	External Interfaces	4
4.2	Internal design	4
4.3	Requirements	4
4.3.1	ASIL	4
4.3.2	Data Define	4
4.3.3	MPU Functions	5
4.3.3.1	ASIL Functions	5
4.3.3.1.1	void Trap_vInit(void)	5
4.3.3.1.2	<pre>void mg_vTrapTableRedirection(void)</pre>	5
4.3.3.1.3	void mg_vTrapTableRestore(void)	5
4.3.3.1.4	void TriCore_trap_table(void)	5
4.3.3.1.5	void IOHWSF_vDefaultErrorHandler(IOHWSF_E_ErrorType eError)	6
4.3.3.1.6	void mpu_vInit(void)	6
4.3.3.1.7	static uint8 mpu_u8SetProtRange(uint8 u8ProtectionSet)	7
4.3.3.1.8	static uint8 mpu_u8SetProtAccess(uint8 u8ProtectionSet)	7
4.3.3.1.9	static uint8 mpu_u8Enable_MemProt(void)	8
4.3.3.1.10	static void mpu_vDefine_DataProtRange(uint32 u32lowerBoundAddress, uint32 u32UpperBoundAddress, uint8 u8RangeId)	8
4.3.3.1.11	static void mpu_vDefine_CodeProtRange(uint32 u32lowerBoundAddress, uint32 u32UpperBoundAddress, uint8 u8RangeId)	8
4.3.3.1.12	static void mpu_vEnable_DataRd(uint8 u8ProtectionSet, uint8 u8RangeId)	9
4.3.3.1.13	static void mpu_vEnable_DataWr(uint8 u8ProtectionSet, uint8 u8RangeId)	9
4.3.3.1.14	static void mpu_vEnable_CodeExe(uint8 u8ProtectionSet, uint8 u8RangeId)	9
433115	inline void mnu_vSet_ActiveProtSet(uint8 protectionSet)	10

Contents

ID	Software Component Detailed Design
SCDD_ Mpu_1	¹ Software Component Design Description
SCDD_ Mpu_2	1.1 Introduction
SCDD_ Mpu_3	This document describes the needed requirements for a SWC or BSWM.
SCDD_ Mpu_4	This is module is the Software Component Detail Description. It contains each SW component of each SW architecture. It is always structured in: External Interface Internal Design Requirements

II	D	Software Component Detailed Design
	DD_ ou_5	² Attributes
	DD_ bu_6	Agreed attributes for SWE.3 (ENG.6)

ID	Software Component Detailed Design
SCDD_ Mpu_10	³ Views
SCDD_ Mpu_11	Review View: This view is used for SCDD edit and review.

ID	Software Component Detailed Design						
SCDD_ Mpu_13	⁴ Mpu						
SCDD_ Mpu_14	4.1 External Interfaces						
SCDD_ Mpu_15	MPU_vTr MPU_vTr	1 it	rection [nponent are as Signal Name void void N/A N/A		N/A N/A N/A N/A N/A	ction
SCDD_ Mpu_16	4.2 Inte	rnal desig	gn				
SCDD_ Mpu_97	"ASIL" core0_main()	"ASIL"		"ASIL" mg_vTrapTable Redirection()	"ASIL" mpu_vinit()	"ASIL" Set Exception table	"ASIL Config. I
SCDD_ Mpu_ 184	https://des Software/	oeap16.delta	a.corp/svn	/External IPB C FFI Access	n can be found h auto pag/trunk Protection.xlsx		
	Memory Space FLASH Space	Physical address PFLASH0 PFLASH0 DFLASH UCBS	MBIST N/A N/A N/A N/A	Memory Space Areas	Address Range 0xA0000000 - 0xA0080000 0x80000000 - 0x80080000 0xAF000000 - 0xAF018000 0xAF100000 - 0xAF102000	CMPU Core0 CODE_MPU_PFLASH0_QM_Nocache CODE_MPU_PFLASH0_QM_Cache DATA_MPU_DFLASH_QM DATA_MPU_UCBs_QM	P0:R/W,
		DSPRO		DSPR_CoreO_STACK (0x70008E00 - 0x70009AFF)	_USTACKO_END _USTACKO _ISTACKO_END _ISTACKO _DSPR_OM_VAR_START _DSPR_OM_VAR_END	DATA_MPU_COREO_DSPRO_STACK DATA_MPU_COREO_DSPRO_QM	PO: R/V P1: R/V PO: R/V P1: R/V
	LOCAL RAM Space	0x70000000 - 0x7000BFFF	Yes	DSPR_CoreO_RAM	DSPR_ASIL_VAR_STARTDSPR_ASIL_VAR_ENDDSPR_DEFAULT_VAR_STARTDSPR_DEFAULT_VAR_END	DATA_MPU_COREO_DSPRO_ASILB DATA_MPU_COREO_DSPRO_DEFAULT_QN	PO: R/V P1: R No_Acce
	PERIPHERAL RAM Space	PERIPHERAL SPACE	Only for CAN RAM	N/A	0xF0000000 - 0xF8820000	DATA_MPU_SEG15_REGs_QM	P0: R/V P1:R/V
SCDD_ Mpu_18	4.3 Requ	uirements	s				
SCDD_ Mpu_19	4.3.1 AS	4.3.1 ASIL					
SCDD_ Mpu_23	The MPU component is ASIL-B level.						
SCDD_ Mpu_20	4.3.2 Data Define						

ID	Software Component Detailed Design
SCDD_ Mpu_24	The C code of this component can be found in following link: https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/20_Design/23 Software/2304_Implementation/10_APPL/40_DcDcController/4010_HSFB_LVDC_B1 MBD/30_Bsw/Mpu
SCDD_ Mpu_21	4.3.3 MPU Functions
SCDD_ Mpu_42	4.3.3.1 ASIL Functions
SCDD_ Mpu_26	4.3.3.1.1 void Trap_vInit(void)
SCDD_ Mpu_28	Initialize Exception (Trap) vector table with difffrent trap Handlers
SCDD_ Mpu_27	4.3.3.1.2 void mg_vTrapTableRedirection(void)
SCDD_ Mpu_29	Save default Trap table base address in RAM and redirect CPU_BTV to Customized Trap vector table
SCDD_ Mpu_ 119	The Entry point of the Customized trap table should be TriCore_trap_table() Function
SCDD_ Mpu_30	4.3.3.1.3 void mg_vTrapTableRestore(void)
SCDD_ Mpu_34	Restore default Trap table base address
SCDD_ Mpu_ 117	4.3.3.1.4 void TriCore_trap_table(void)
SCDD_ Mpu_ 118	Entry point for all MCU traps handlers
SCDD_ Mpu_ 120	When Trap fires MCU will jump to this function and the according to the Trap source on of the below handler will be excuted
SCDD_ Mpu_ 185	Trap table: void _trap_0(void) - TIN 0: VIRTUAL_ADDRESS_FILL - TIN 1: VIRTUAL_ADDRESS_PROTECTION void _trap_1(void) - TIN 1: PRIVILEGE_INSTRUCTION - TIN 2: MEMORY_PROTECTION_READ - TIN 3: MEMORY_PROTECTION_WRITE - TIN 4: MEMORY_PROTECTION_EXECUTION - TIN 5: PROTECTION_PERIPHERAL_ACCESS
	- TIN 6 : MEMORY_PROTECTION_NULL_ADDRESS - TIN 7 : GLOBAL_REGISTER_WRITE_PROTECTION

ID	Software Component Detailed Design
SCDD_ Mpu_ 185	void _trap_2(void) - TIN 1 : ILLEGAL_OPCODE - TIN 2 : UNIMPLEMENTED_OPCODE - TIN 3 : INVALID_OPERAND_SPECIFICATION - TIN 4 : DATA_ADDRESS_ALIGNMENT - TIN 5 : INVALID_LOCAL_MEMORY_ADDRESS void _trap_3(void) - TIN 1 : FREE_CONTEXT_LIST_DEPLETION - TIN 2 : CALL_DEPTH_OVERFLOW - TIN 3 : CALL_DEPTH_UNDERFLOW - TIN 4 : FREE_CONTEXT_LIST_UNDERFLOW - TIN 5 : CALL_STACK_UNDERFLOW - TIN 6 : CONTEXT_TYPE - TIN 7 : NESTING_ERROR void _trap_4(void) - TIN 1 : PROGRAM_FETCH_SYNCHRONOUS_ERROR - TIN 2 : DATA_ACCESS_SYNCHRONOUS_ERROR - TIN 3 : DATA_ACCESS_SYNCHRONOUS_ERROR void _trap_5(void) - TIN 1 : ARITHEMETIC_OVERFLOW - TIN 2 : STICKY_ARITHEMETIC_OVERFLOW void _trap_6(void) - TIN 0 - 255 void _trap_7(void) - TIN 0 : UNEXPECTED_NMI
SCDD_ Mpu_ 113	void IOHWSF_vDefaultErrorHandler(IOHWSF_E_ErrorType eError)
SCDD_ Mpu_ 114	This Function should impement the reaction for all MCU traps and other errors.
SCDD_ Mpu_ 115	This function shall act as secondary safety path in case of SBC reset failure on detecting PFM violations, errors in SBC communication or monitoring via QSPI and MPU failures.
SCDD_ Mpu_ 116	It shall perform System reset by calling mg_vMcu_PerformReset().
SCDD_ Mpu_ 122	4.3.3.1.6 void mpu_vInit(void)
SCDD_ Mpu_ 123	Configure and initialize memory protection unit

ID	Software Component Detailed Design
SCDD_ Mpu_ 124	The MPU should be configured to have 2 Protecton sets : - ASIL Protection Set - QM Protection Set
SCDD_ Mpu_ 126	MPU should be configured to allow access to ASIL memory ONLY from trusted (ASIL) tasks
SCDD_ Mpu_ 127	MPU should be configured to allow access to QM memory from ALL tasks
SCDD_ Mpu_ 128	this function should enable core MPU after its configuration is done
SCDD_ Mpu_ 129	4.3.3.1.7 static uint8 mpu_u8SetProtRange(uint8 u8ProtectionSet)
SCDD_ Mpu_ 143	u8ProtectionSet (Direction in): this variable holdes Prtotection set ID with the function will use to configure
SCDD_ Mpu_ 144	Return: Configuration status code
SCDD_ Mpu_ 130	Configure address ranges for memory protection sets
SCDD_ Mpu_ 131	PROTECTION_SET_0 should be used as ASILB protection set with full Access to all memory areas
SCDD_ Mpu_ 133	PROTECTION_SET_1 should be used as QM protection set with limited Access only to non-ASIL memory areas
SCDD_ Mpu_ 134	4.3.3.1.8 static uint8 mpu_u8SetProtAccess(uint8 u8ProtectionSet)
SCDD_ Mpu_ 147	u8ProtectionSet (Direction in): this variable holdes Prtotection set ID with the function will use to configure
SCDD_ Mpu_ 148	Return: Configuration status code
SCDD_ Mpu_ 135	Configure memory protection sets accesses
SCDD_ Mpu_ 136	Read , Write and Excute access has to be granted for PROTECTION_SET_0 for full memory range

ID	Software Component Detailed Design
SCDD_ Mpu_ 137	Read access has to be granted for PROTECTION_SET_1 for full memory range
SCDD_ Mpu_ 139	Write access has to be granted for PROTECTION_SET_1 only for non ASIL memory ranges
SCDD_ Mpu_ 140	Execute access has to be granted for PROTECTION_SET_1 for full Flash range
SCDD_ Mpu_ 141	4.3.3.1.9 static uint8 mpu_u8Enable_MemProt(void)
SCDD_ Mpu_ 149	Return : Enabling MPU status
SCDD_ Mpu_ 150	This Function enable Core0 memory protection unit
SCDD_ Mpu_ 151	This function must be called after MPU configuration is done
SCDD_ Mpu_ 152	static void mpu_vDefine_DataProtRange(uint32 u32lowerBoundAddress, uint32 u32UpperBoundAddress, uint8 u8RangeId)
SCDD_ Mpu_ 154	u32lowerBoundAddress(Direction in) : Start address of descriptor data range
SCDD_ Mpu_ 156	u32UpperBoundAddress(Direction in) : End address of descriptor data range
SCDD_ Mpu_ 157	u8RangeId(Direction in): Descriptor ID
SCDD_ Mpu_ 153	This function Write lower and upper addresses in DPRx registers according to range index
SCDD_ Mpu_ 158	-It Set the lower and upper bound of CPU Data Protection Range x (0-15) -Maximum 16 ranges allowed
SCDD_ Mpu_ 159	static void mpu_vDefine_CodeProtRange(uint32 u32lowerBoundAddress, uint32 u32UpperBoundAddress, uint8 u8RangeId)

ID	Software Component Detailed Design
SCDD_ Mpu_ 160	u32lowerBoundAddress(Direction in) : Start address of descriptor data range
SCDD_ Mpu_ 161	u32UpperBoundAddress(Direction in) : End address of descriptor data range
SCDD_ Mpu_ 162	u8RangeId(Direction in): Descriptor ID
SCDD_ Mpu_ 164	This function Write lower and upper addresses in CPRx registers according to range indexty
SCDD_ Mpu_ 163	-It Set the lower and upper bound of CPU Code Protection Range x (0-7) -Maximum 8 ranges allowed
SCDD_ Mpu_ 165	static void mpu_vEnable_DataRd(uint8 u8ProtectionSet, uint8 u8RangeId)
SCDD_ Mpu_ 170	u8ProtectionSet (Direction in): this variable holdes Prtotection set ID with the function will use to configure
SCDD_ Mpu_ 169	u8RangeId(Direction in): Descriptor ID
SCDD_ Mpu_ 168	Using range index, enable read access for respective protection set by writing into DPREx registers
SCDD_ Mpu_ 175	static void mpu_vEnable_DataWr(uint8 u8ProtectionSet, uint8 u8RangeId)
SCDD_ Mpu_ 176	u8ProtectionSet (Direction in): this variable holdes Prtotection set ID with the function will use to configure
SCDD_ Mpu_ 177	u8RangeId(Direction in): Descriptor ID
SCDD_ Mpu_ 178	Using range index, enable write access for respective protection set by writing into DPWEx registers
SCDD_ Mpu_ 179	static void mpu_vEnable_CodeExe(uint8 u8ProtectionSet, uint8 u8RangeId)
SCDD_ Mpu_ 180	u8ProtectionSet (Direction in): this variable holdes Prtotection set ID with the function will use to configure

ID	Software Component Detailed Design
SCDD_ Mpu_ 181	u8RangeId(Direction in): Descriptor ID
SCDD_ Mpu_ 182	Using range index, enable code execute access for respective protection set by writing into CPXEx registers
SCDD_ Mpu_ 186	4.3.3.1.15 inline void mpu_vSet_ActiveProtSet(uint8 protectionSet)
SCDD_ Mpu_ 187	uint8 protectionSet (Direction in): This variable holds the Protection set ID to be set for the current task.
SCDD_ Mpu_ 188	This function will activate the given Protection Set for the current callee task.