

/IPB/20\_Software/SCDD Library/LVDC DSP\_C

SCDD\_Qspi

Software Component Detailed Design

Version: 0.1 (SW\_0300 Baseline)  
Printed by: I-Ritesh.K  
Printed on: Tuesday, July 23, 2024


<b>1</b>	<b>Software Component Design Description</b>	<b>1</b>
1.1	Introduction	1
<b>2</b>	<b>Attributes</b>	<b>2</b>
<b>3</b>	<b>Views</b>	<b>3</b>
<b>4</b>	<b>Qspi</b>	<b>4</b>
4.1	External Interfaces	4
4.2	Internal design	4
4.3	Requirements	4
4.3.1	ASIL	4
4.3.2	Hardware Interface	5
4.3.3	Qspi Function	5
4.3.3.1	Qspi_Init Function	6
4.3.3.2	Qspi_StartUp Function	6
4.3.3.3	Qspi_SBC_Check10ms Function	6
4.3.3.4	Qspi_SBC_TxRxData Function	6
4.3.3.5	Qspi_SBC_ParityCheck Function	6

ID	Software Component Detailed Design
SCDD_Q spi_1	<sup>1</sup> <b>Software Component Design Description</b>
SCDD_Q spi_2	<sup>1.1</sup> <b>Introduction</b>
SCDD_Q spi_3	This document describes the needed requirements for a SWC or BSWM.
SCDD_Q spi_4	<p>This is module is the Software Component Detail Description.  It contains each SW component of each SW architecture.  It is always structured in:</p> <ul style="list-style-type: none"> <li>External Interface</li> <li>Internal Design</li> <li>Requirements</li> </ul>

ID	Software Component Detailed Design
SCDD_Q spi_5	<sup>2</sup> <b>Attributes</b>
SCDD_Q spi_6	Agreed attributes for SWE.3 (ENG.6)
SCDD_Q spi_7	<b>Delta_ObjectType:</b> Showing the status of the implementation. Values: <ul style="list-style-type: none"> <li>• tbd (default)</li> <li>• heading</li> <li>• feature</li> <li>• information</li> <li>• requirement</li> </ul>
SCDD_Q spi_8	<b>Delta_SW_Construction_Status:</b> Showing the status of the implementation. Values: <ul style="list-style-type: none"> <li>• tbd (default)</li> <li>• ready for implementation -&gt; Requirement is ready and can be implemented</li> <li>• created -&gt; internal design (inclusive design review) and source code is ready (inclusive code review)</li> <li>• finished -&gt; module test (inclusive code review) done</li> <li>• postponed -&gt; requirement that is not part of the current release</li> </ul>
SCDD_Q spi_9	<b>Delta_SW_Construction_Comment:</b> Contains a comment if needed Values: <ul style="list-style-type: none"> <li>• "free text"</li> </ul>

ID	Software Component Detailed Design
SCDD_Q spi_10	<sup>3</sup> <b>Views</b>
SCDD_Q spi_11	<b>SwConstructionView:</b> This view is used for the sw construction process.
SCDD_Q spi_12	<b>SCDD_EditView:</b> This view is used for creating the content of SCDD

ID	Software Component Detailed Design			
SCDD_Q spi_13	4	Qspi		
SCDD_Q spi_14	4.1	External Interfaces		
SCDD_Q spi_15	The function interface of this component are as following:			
	Function	Signal Name	Data Type	Direction
	Qspi_Init	N/A	N/A	N/A
	Qspi_cfg	N/A	N/A	N/A
	Qspi_StartUp	N/A	N/A	N/A
	Qspi_SBC_Unlock	N/A	N/A	N/A
	Qspi_SBC_Lockup	N/A	N/A	N/A
	Qspi_SBC_Config	N/A	N/A	N/A
	Qspi_SBC_ReadStatus	N/A	N/A	N/A
	Qspi_SBC_GotoNormal	N/A	N/A	N/A
	Qspi_SBC_ABIST	N/A	N/A	N/A
	Qspi_SBC_WWDTTest	N/A	N/A	N/A
	Qspi_SBC_Check_NormalState	N/A	N/A	N/A
	Qspi_SBC_Check_QCOSTatus	N/A	N/A	N/A
	Qspi_SBC_Check_QVRStatus	N/A	N/A	N/A
	Qspi_SBC_TxRxData	TxData	uint16	Input
	Qspi_SBC_TxRxData	RxData	Uint16	Output
	Qspi_SBC_ParityCheck	N/A	N/A	N/A
SCDD_Q spi_16	4.2	Internal design		
SCDD_Q spi_27	The Qspi component is designed with hand code 4-header structure.			
SCDD_Q spi_83				
SCDD_Q spi_18	4.3	Requirements		
SCDD_Q spi_19	4.3.1	ASIL		
SCDD_Q spi_42	The Qspi component is ASIL-B level.			

ID	Software Component Detailed Design													
SCDD_Q spi_20	4.3.2	<b>Hardware Interface</b>												
SCDD_Q spi_78	The C code of this component can be found in following link: <a href="https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/20_Design/23_Software/2304_Implementation/10_APPL/40_DcDcController/4010_HSFB_LVDC_B1_MBD/30_Bsw/Mcal/Qspi">https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/20_Design/23_Software/2304_Implementation/10_APPL/40_DcDcController/4010_HSFB_LVDC_B1_MBD/30_Bsw/Mcal/Qspi</a>													
SCDD_Q spi_47	The hardware schematic can be found in following link: <a href="https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/20_Design/25_Layout_Design/2502_Isolated_IPB/11_LV-DCDC_PWR-CTRL%20BD/C0/SCH&amp;PCB/2954802300M.scm">https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/20_Design/25_Layout_Design/2502_Isolated_IPB/11_LV-DCDC_PWR-CTRL%20BD/C0/SCH&amp;PCB/2954802300M.scm</a>													
SCDD_Q spi_44	The HSI of LVDC controller can be found in following link: <a href="https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/20_Design/20_System_Design/2020_System_Architecture/50_HSI/HSI_all_C0.xlsx">https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/20_Design/20_System_Design/2020_System_Architecture/50_HSI/HSI all C0.xlsx</a>													
SCDD_Q spi_76	The SBC requirement can be found in following link: <a href="https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/80_Functional_Safety/86_Product_Development_at_Software_Level/SBC_Requirements_LVDC.xlsx">https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/80_Functional_Safety/86_Product_Development_at_Software_Level/SBC Requirements LVDC.xlsx</a>													
SCDD_Q spi_79	The hardware digital interface of LVDC controller in schematic is shown as following. 													
SCDD_Q spi_81	The hardware digital signals of LVDC controller are as following. <table><tr><th>Signal Name</th><th>Description</th></tr><tr><td>DSPC_DI_SPI_SBC_SDO</td><td>SPI Data Output Pin</td></tr><tr><td>DSPC_DO_SPI_SBC_SCS</td><td>SPI Chip Select Pin</td></tr><tr><td>DSPC_DO_SPI_SBC_SCL</td><td>SPI clock signal Pin</td></tr><tr><td>DSPC_DO_SPI_SBC_SDI</td><td>SPI Data Input Pin</td></tr><tr><td>DSPC_DO_SBC_WDI</td><td>WatchDog pin</td></tr></table>		Signal Name	Description	DSPC_DI_SPI_SBC_SDO	SPI Data Output Pin	DSPC_DO_SPI_SBC_SCS	SPI Chip Select Pin	DSPC_DO_SPI_SBC_SCL	SPI clock signal Pin	DSPC_DO_SPI_SBC_SDI	SPI Data Input Pin	DSPC_DO_SBC_WDI	WatchDog pin
Signal Name	Description													
DSPC_DI_SPI_SBC_SDO	SPI Data Output Pin													
DSPC_DO_SPI_SBC_SCS	SPI Chip Select Pin													
DSPC_DO_SPI_SBC_SCL	SPI clock signal Pin													
DSPC_DO_SPI_SBC_SDI	SPI Data Input Pin													
DSPC_DO_SBC_WDI	WatchDog pin													
SCDD_Q spi_21	4.3.3	<b>Qspi Function</b>												

ID	Software Component Detailed Design
SCDD_Qspi_52	4.3.3.1 <b>Qspi_Init Function</b>
SCDD_Qspi_55	This function is the initialization function of Qspi component. This function will call Qspi_cfg function.
SCDD_Qspi_92	Qspi_cfg is used for configuration of Qspi peripheral.
SCDD_Qspi_57	4.3.3.2 <b>Qspi_StartUp Function</b>
SCDD_Qspi_58	This function is used for configuration of SBC. This function will call Qspi_SBC_Unlock, Qspi_SBC_Config, Qspi_SBC_Lockup, Qspi_SBC_ReadStatus, Qspi_SBC_GotoNormal, Qspi_SBC_ABIST, Qspi_SBC_WWDTTest function.
SCDD_Qspi_74	Qspi_SBC_Unlock: Write unlock key to PROTCFG register. Qspi_SBC_Config: Write configuration to SYSPCFG0, SYSPCFG1, WDCFG0, WDCFG1, FWDCFG, WWDCFG0, WWDCFG1 register. Qspi_SBC_Lockup: Write lock key to PROTCFG register.
SCDD_Qspi_86	Qspi_SBC_ReadStatus: Read configuration of SYSPCFG0, SYSPCFG1, WDCFG0, WDCFG1, FWDCFG, WWDCFG0, WWDCFG1 register.
SCDD_Qspi_87	Qspi_SBC_GotoNormal: Write GotoNormal command to DEVCTRL and DEVCTRLN register.
SCDD_Qspi_88	Qspi_SBC_ABIST: Write ABIST command to ABIST_SELECT0, ABIST_SELECT1, ABIST_SELECT2, ABIST_CTRL0 register.
SCDD_Qspi_89	Qspi_SBC_WWDTTest: Test WWD counter by stop WDI one period and read WWDDSTAT register.
SCDD_Qspi_59	4.3.3.3 <b>Qspi_SBC_Check10ms Function</b>
SCDD_Qspi_60	This function is used for checking SBC status every 10ms. This function will call Qspi_SBC_Check_NormalState, Qspi_SBC_Check_QCOSTatus, Qspi_SBC_Check_QVRStatus function.
SCDD_Qspi_75	Qspi_SBC_Check_NormalState: Check Normal state by read DEVSTAT register.
SCDD_Qspi_85	Qspi_SBC_Check_QCOSTatus: Check QCO status by read MONSF1, MONSF0, OTFAIL register.
SCDD_Qspi_84	Qspi_SBC_Check_QVRStatus: Check QVR status by read MONSF1, MONSF0, OTWRNSF register.
SCDD_Qspi_61	4.3.3.4 <b>Qspi_SBC_TxRxData Function</b>
SCDD_Qspi_62	This function is used for sending TX data to SBC, and receiving RX data from SBC. If the parity of RX data is not correct, then it will send TX data for maximum 5 times.
SCDD_Qspi_63	4.3.3.5 <b>Qspi_SBC_ParityCheck Function</b>



ID	Software Component Detailed Design
SCDD_Q spi_64	This function is used for calculating the parity of RX data from SBC.