

/IPB/20\_Software/SCDD Library/LVDC DSP\_C

SCDD\_Mpu

Software Component Detailed Design

Version: 0.8  
Printed by: I-Ritesh.K  
Printed on: Friday, August 2, 2024

<b>1</b>	<b>Software Component Design Description</b>	<b>1</b>
1.1	Introduction	1
<b>2</b>	<b>Attributes</b>	<b>2</b>
<b>3</b>	<b>Views</b>	<b>3</b>
<b>4</b>	<b>Mpu</b>	<b>4</b>
4.1	External Interfaces	4
4.2	Internal design	4
4.3	Requirements	4
4.3.1	ASIL	4
4.3.2	Data Define	4
4.3.3	MPU Functions	5
4.3.3.1	ASIL Functions	5
4.3.3.1.1	void Trap_vInit(void)	5
4.3.3.1.2	void mg_vTrapTableRedirection(void)	5
4.3.3.1.3	void mg_vTrapTableRestore(void)	5
4.3.3.1.4	void TriCore_trap_table(void)	5
4.3.3.1.5	void IOHWSF_vDefaultErrorHandler(IOHWSF_E_ErrorType eError)	6
4.3.3.1.6	void mpu_vInit(void)	6
4.3.3.1.7	static uint8 mpu_u8SetProtRange(uint8 u8ProtectionSet)	7
4.3.3.1.8	static uint8 mpu_u8SetProtAccess(uint8 u8ProtectionSet)	7
4.3.3.1.9	static uint8 mpu_u8Enable_MemProt(void)	8
4.3.3.1.10	static void mpu_vDefine_DataProtRange(uint32 u32lowerBoundAddress, uint32 u32UpperBoundAddress, uint8 u8RangeId)	8
4.3.3.1.11	static void mpu_vDefine_CodeProtRange(uint32 u32lowerBoundAddress, uint32 u32UpperBoundAddress, uint8 u8RangeId)	8
4.3.3.1.12	static void mpu_vEnable_DataRd(uint8 u8ProtectionSet, uint8 u8RangeId)	9
4.3.3.1.13	static void mpu_vEnable_DataWr(uint8 u8ProtectionSet, uint8 u8RangeId)	9
4.3.3.1.14	static void mpu_vEnable_CodeExe(uint8 u8ProtectionSet, uint8 u8RangeId)	9
4.3.3.1.15	inline void mpu_vSet_ActiveProtSet(uint8 protectionSet)	10

ID	Software Component Detailed Design
SCDD_ Mpu_1	<sup>1</sup> <b>Software Component Design Description</b>
SCDD_ Mpu_2	<sup>1.1</sup> <b>Introduction</b>
SCDD_ Mpu_3	This document describes the needed requirements for a SWC or BSWM.
SCDD_ Mpu_4	<p>This is module is the Software Component Detail Description.  It contains each SW component of each SW architecture.  It is always structured in:</p> <ul style="list-style-type: none"> <li>External Interface</li> <li>Internal Design</li> <li>Requirements</li> </ul>

ID	Software Component Detailed Design
SCDD_ Mpu_5	<sup>2</sup> <b>Attributes</b>
SCDD_ Mpu_6	Agreed attributes for SWE.3 (ENG.6)

ID	Software Component Detailed Design
SCDD_ Mpu_10	<sup>3</sup> <b>Views</b>
SCDD_ Mpu_11	<b>Review View:</b> This view is used for SCDD edit and review.

ID	Software Component Detailed Design																																																									
SCDD_Mpu_13	4 Mpu																																																									
SCDD_Mpu_14	4.1 External Interfaces																																																									
SCDD_Mpu_15	The function interface of this component are as following: <table><tr><th>Function</th><th>Signal Name</th><th>Data Type</th><th>Direction</th></tr><tr><td>MPU_vInit</td><td>void</td><td>void</td><td>N/A</td></tr><tr><td>MPU_vTrapInit</td><td>void</td><td>void</td><td>N/A</td></tr><tr><td>MPU_vTrapTableRedirection</td><td>N/A</td><td>N/A</td><td>N/A</td></tr><tr><td>MPU_vTrapTableRestore</td><td>N/A</td><td>N/A</td><td>N/A</td></tr></table>				Function	Signal Name	Data Type	Direction	MPU_vInit	void	void	N/A	MPU_vTrapInit	void	void	N/A	MPU_vTrapTableRedirection	N/A	N/A	N/A	MPU_vTrapTableRestore	N/A	N/A	N/A																																		
Function	Signal Name	Data Type	Direction																																																							
MPU_vInit	void	void	N/A																																																							
MPU_vTrapInit	void	void	N/A																																																							
MPU_vTrapTableRedirection	N/A	N/A	N/A																																																							
MPU_vTrapTableRestore	N/A	N/A	N/A																																																							
SCDD_Mpu_16	4.2 Internal design																																																									
SCDD_Mpu_97	<pre>sequenceDiagram     participant core0_main as "ASIL" core0_main()     participant Trap_vinit as "ASIL" Trap_vinit()     participant mg_vTrapTable as "ASIL" mg_vTrapTable Redirection()     participant mpu_vinit as "ASIL" mpu_vinit()     participant Set_Exception as "ASIL" Set Exception table     participant Config_protection as "ASIL" Config. protection      core0_main-&gt;&gt;Trap_vinit     Trap_vinit-&gt;&gt;mg_vTrapTable     mg_vTrapTable-&gt;&gt;mpu_vinit     mpu_vinit-&gt;&gt;Set_Exception     Set_Exception-&gt;&gt;Config_protection</pre>																																																									
SCDD_Mpu_184	Detailed Memory Regions and descriptor design can be found here : <a href="https://desoeap16.delta.corp/svn/External_IPB_auto_pag/trunk/20_Design/23_Software/2311_Safety/IPB_LVDC_FFI_Access_Protection.xlsx">https://desoeap16.delta.corp/svn/External_IPB_auto_pag/trunk/20_Design/23_Software/2311_Safety/IPB_LVDC_FFI_Access_Protection.xlsx</a>																																																									
	<table><tr><th>Memory Space</th><th>Physical address</th><th>MBIST</th><th>Memory Space Areas</th><th>Address Range</th><th>CMPU Core0</th><th>CMPU Access</th></tr><tr><td rowspan="4">FLASH Space</td><td>PFLASH0</td><td>N/A</td><td>—</td><td>0xA0000000 - 0xA0080000</td><td>CODE_MPU_PFLASH0_QM_NoCache</td><td rowspan="4">P0 : R/W P1 : R/W</td></tr><tr><td>PFLASH0</td><td>N/A</td><td>—</td><td>0x80000000 - 0x80080000</td><td>CODE_MPU_PFLASH0_QM_Cache</td></tr><tr><td>DFLASH</td><td>N/A</td><td>—</td><td>0xAF000000 - 0xAF018000</td><td>DATA_MPU_DFLASH_QM</td></tr><tr><td>UCBs</td><td>N/A</td><td>—</td><td>0xAF100000 - 0xAF102000</td><td>DATA_MPU_UCBs_QM</td></tr><tr><td rowspan="5">LOCAL RAM Space</td><td rowspan="5">DSPRO 0x700000000 - 0x7000BFFF</td><td rowspan="5">Yes</td><td rowspan="2">DSPR_Core0_STACK (0x70008E00 - 0x70009AFF)</td><td>__USTACK0_END __USTACK0</td><td rowspan="2">DATA_MPU_CORE0_DSPRO_STACK</td><td rowspan="2">P0 : R/V P1 : R/M</td></tr><tr><td>__ISTACK0_END __ISTACK0</td></tr><tr><td rowspan="3">DSPR_Core0_RAM</td><td>__DSPR_QM_VAR_START __DSPR_QM_VAR_END</td><td>DATA_MPU_CORE0_DSPRO_QM</td><td>P0 : R/V P1 : R/M</td></tr><tr><td>__DSPR_ASIL_VAR_START __DSPR_ASIL_VAR_END</td><td>DATA_MPU_CORE0_DSPRO_ASILB</td><td>P0 : R/V P1 : R</td></tr><tr><td>__DSPR_DEFAULT_VAR_START __DSPR_DEFAULT_VAR_END</td><td>DATA_MPU_CORE0_DSPRO_DEFAULT_QM</td><td>No_Acce</td></tr><tr><td>PERIPHERAL RAM Space</td><td>PERIPHERAL SPACE</td><td>Only for CAN RAM</td><td>N/A</td><td>0xF0000000 - 0xF8820000</td><td>DATA_MPU_SEG15_REGS_QM</td><td>P0 : R/V P1 : R/M</td></tr></table>				Memory Space	Physical address	MBIST	Memory Space Areas	Address Range	CMPU Core0	CMPU Access	FLASH Space	PFLASH0	N/A	—	0xA0000000 - 0xA0080000	CODE_MPU_PFLASH0_QM_NoCache	P0 : R/W P1 : R/W	PFLASH0	N/A	—	0x80000000 - 0x80080000	CODE_MPU_PFLASH0_QM_Cache	DFLASH	N/A	—	0xAF000000 - 0xAF018000	DATA_MPU_DFLASH_QM	UCBs	N/A	—	0xAF100000 - 0xAF102000	DATA_MPU_UCBs_QM	LOCAL RAM Space	DSPRO 0x700000000 - 0x7000BFFF	Yes	DSPR_Core0_STACK (0x70008E00 - 0x70009AFF)	__USTACK0_END __USTACK0	DATA_MPU_CORE0_DSPRO_STACK	P0 : R/V P1 : R/M	__ISTACK0_END __ISTACK0	DSPR_Core0_RAM	__DSPR_QM_VAR_START __DSPR_QM_VAR_END	DATA_MPU_CORE0_DSPRO_QM	P0 : R/V P1 : R/M	__DSPR_ASIL_VAR_START __DSPR_ASIL_VAR_END	DATA_MPU_CORE0_DSPRO_ASILB	P0 : R/V P1 : R	__DSPR_DEFAULT_VAR_START __DSPR_DEFAULT_VAR_END	DATA_MPU_CORE0_DSPRO_DEFAULT_QM	No_Acce	PERIPHERAL RAM Space	PERIPHERAL SPACE	Only for CAN RAM	N/A	0xF0000000 - 0xF8820000	DATA_MPU_SEG15_REGS_QM	P0 : R/V P1 : R/M
Memory Space	Physical address	MBIST	Memory Space Areas	Address Range	CMPU Core0	CMPU Access																																																				
FLASH Space	PFLASH0	N/A	—	0xA0000000 - 0xA0080000	CODE_MPU_PFLASH0_QM_NoCache	P0 : R/W P1 : R/W																																																				
	PFLASH0	N/A	—	0x80000000 - 0x80080000	CODE_MPU_PFLASH0_QM_Cache																																																					
	DFLASH	N/A	—	0xAF000000 - 0xAF018000	DATA_MPU_DFLASH_QM																																																					
	UCBs	N/A	—	0xAF100000 - 0xAF102000	DATA_MPU_UCBs_QM																																																					
LOCAL RAM Space	DSPRO 0x700000000 - 0x7000BFFF	Yes	DSPR_Core0_STACK (0x70008E00 - 0x70009AFF)	__USTACK0_END __USTACK0	DATA_MPU_CORE0_DSPRO_STACK	P0 : R/V P1 : R/M																																																				
				__ISTACK0_END __ISTACK0																																																						
			DSPR_Core0_RAM	__DSPR_QM_VAR_START __DSPR_QM_VAR_END	DATA_MPU_CORE0_DSPRO_QM	P0 : R/V P1 : R/M																																																				
				__DSPR_ASIL_VAR_START __DSPR_ASIL_VAR_END	DATA_MPU_CORE0_DSPRO_ASILB	P0 : R/V P1 : R																																																				
				__DSPR_DEFAULT_VAR_START __DSPR_DEFAULT_VAR_END	DATA_MPU_CORE0_DSPRO_DEFAULT_QM	No_Acce																																																				
PERIPHERAL RAM Space	PERIPHERAL SPACE	Only for CAN RAM	N/A	0xF0000000 - 0xF8820000	DATA_MPU_SEG15_REGS_QM	P0 : R/V P1 : R/M																																																				
SCDD_Mpu_18	4.3 Requirements																																																									
SCDD_Mpu_19	4.3.1 ASIL																																																									
SCDD_Mpu_23	The MPU component is ASIL-B level.																																																									
SCDD_Mpu_20	4.3.2 Data Define																																																									

ID	Software Component Detailed Design
SCDD_ Mpu_24	The C code of this component can be found in following link: <a href="https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/20_Design/23_Software/2304_Implementation/10_APPL/40_DcDcController/4010_HSFB_LVDC_B1_MBD/30_Bsw/Mpu">https://desoeap16.delta.corp/svn/IPB_PPE_auto_porsche/trunk/20_Design/23_Software/2304_Implementation/10_APPL/40_DcDcController/4010_HSFB_LVDC_B1_MBD/30_Bsw/Mpu</a>
SCDD_ Mpu_21	4.3.3 <b>MPU Functions</b>
SCDD_ Mpu_42	4.3.3.1 <b>ASIL Functions</b>
SCDD_ Mpu_26	4.3.3.1.1 <b>void Trap_vInit(void)</b>
SCDD_ Mpu_28	Initialize Exception (Trap) vector table with diffrent trap Handlers
SCDD_ Mpu_27	4.3.3.1.2 <b>void mg_vTrapTableRedirection(void)</b>
SCDD_ Mpu_29	Save default Trap table base address in RAM and redirect CPU_BTV to Customized Trap vector table
SCDD_ Mpu_119	The Entry point of the Customized trap table should be TriCore_trap_table() Function
SCDD_ Mpu_30	4.3.3.1.3 <b>void mg_vTrapTableRestore(void)</b>
SCDD_ Mpu_34	Restore default Trap table base address
SCDD_ Mpu_117	4.3.3.1.4 <b>void TriCore_trap_table(void)</b>
SCDD_ Mpu_118	Entry point for all MCU traps handlers
SCDD_ Mpu_120	When Trap fires MCU will jump to this function and the according to the Trap source on of the below handler will be excuted
SCDD_ Mpu_185	Trap table : void _trap_0( void ) - TIN 0 : VIRTUAL_ADDRESS_FILL - TIN 1 : VIRTUAL_ADDRESS_PROTECTION  void _trap_1( void ) - TIN 1 : PRIVILEGE_INSTRUCTION - TIN 2 : MEMORY_PROTECTION_READ - TIN 3 : MEMORY_PROTECTION_WRITE - TIN 4 : MEMORY_PROTECTION_EXECUTION - TIN 5 : PROTECTION_PERIPHERAL_ACCESS - TIN 6 : MEMORY_PROTECTION_NULL_ADDRESS - TIN 7 : GLOBAL_REGISTER_WRITE_PROTECTION

ID	Software Component Detailed Design
SCDD_ Mpu_ 185	<pre> void _trap_2( void ) - TIN 1 : ILLEGAL_OPCODE - TIN 2 : UNIMPLEMENTED_OPCODE - TIN 3 : INVALID_OPERAND_SPECIFICATION - TIN 4 : DATA_ADDRESS_ALIGNMENT - TIN 5 : INVALID_LOCAL_MEMORY_ADDRESS  void _trap_3( void ) - TIN 1 : FREE_CONTEXT_LIST_DEPLETION - TIN 2 : CALL_DEPTH_OVERFLOW - TIN 3 : CALL_DEPTH_UNDERFLOW - TIN 4 : FREE_CONTEXT_LIST_UNDERFLOW - TIN 5 : CALL_STACK_UNDERFLOW - TIN 6 : CONTEXT_TYPE - TIN 7 : NESTING_ERROR  void _trap_4( void ) - TIN 1 : PROGRAM_FETCH_SYNCHRONOUS_ERROR - TIN 2 : DATA_ACCESS_SYNCHRONOUS_ERROR - TIN 3 : DATA_ACCESS_SYNCHRONOUS_ERROR  void _trap_5( void ) - TIN 1 : ARITHMETIC_OVERFLOW - TIN 2 : STICKY_ARITHMETIC_OVERFLOW  void _trap_6( void ) - TIN 0 - 255  void _trap_7( void ) - TIN 0 : UNEXPECTED_NMI </pre>
SCDD_ Mpu_ 113	4.3.3.1.5 <b>void IOHWSF_vDefaultErrorHandler(IOHWSF_E_ErrorType eError)</b>
SCDD_ Mpu_ 114	This Function should impement the reaction for all MCU traps and other errors.
SCDD_ Mpu_ 115	This function shall act as secondary safety path in case of SBC reset failure on detecting PFM violations, errors in SBC communication or monitoring via QSPI and MPU failures.
SCDD_ Mpu_ 116	It shall perform System reset by calling mg_vMcu_PerformReset().
SCDD_ Mpu_ 122	4.3.3.1.6 <b>void mpu_vInit(void)</b>
SCDD_ Mpu_ 123	Configure and initialize memory protection unit



ID	Software Component Detailed Design
SCDD_ Mpu_ 124	The MPU should be configured to have 2 Protection sets : - ASIL Protection Set - QM Protection Set
SCDD_ Mpu_ 126	MPU should be configured to allow access to ASIL memory <b>ONLY</b> from trusted (ASIL) tasks
SCDD_ Mpu_ 127	MPU should be configured to allow access to QM memory from ALL tasks
SCDD_ Mpu_ 128	this function should enable core MPU after its configuration is done
SCDD_ Mpu_ 129	4.3.3.1.7 <b>static uint8 mpu_u8SetProtRange(uint8 u8ProtectionSet)</b>
SCDD_ Mpu_ 143	<b>u8ProtectionSet (Direction in) :</b> this variable holds Protection set ID with the function will use to configure
SCDD_ Mpu_ 144	<b>Return :</b> Configuration status code
SCDD_ Mpu_ 130	Configure address ranges for memory protection sets
SCDD_ Mpu_ 131	PROTECTION_SET_0 should be used as ASILB protection set with full Access to all memory areas
SCDD_ Mpu_ 133	PROTECTION_SET_1 should be used as QM protection set with limited Access only to non-ASIL memory areas
SCDD_ Mpu_ 134	4.3.3.1.8 <b>static uint8 mpu_u8SetProtAccess(uint8 u8ProtectionSet)</b>
SCDD_ Mpu_ 147	<b>u8ProtectionSet (Direction in) :</b> this variable holds Protection set ID with the function will use to configure
SCDD_ Mpu_ 148	<b>Return :</b> Configuration status code
SCDD_ Mpu_ 135	Configure memory protection sets accesses
SCDD_ Mpu_ 136	Read , Write and Execute access has to be granted for PROTECTION_SET_0 for full memory range

ID	Software Component Detailed Design
SCDD_Mpu_137	Read access has to be granted for PROTECTION_SET_1 for full memory range
SCDD_Mpu_139	Write access has to be granted for PROTECTION_SET_1 only for non ASIL memory ranges
SCDD_Mpu_140	Execute access has to be granted for PROTECTION_SET_1 for full Flash range
SCDD_Mpu_141	4.3.3.1.9 <b>static uint8 mpu_u8Enable_MemProt(void)</b>
SCDD_Mpu_149	<b>Return :</b> Enabling MPU status
SCDD_Mpu_150	This Function enable Core0 memory protection unit
SCDD_Mpu_151	This function must be called after MPU configuration is done
SCDD_Mpu_152	4.3.3.1.10 <b>static void mpu_vDefine_DataProtRange(uint32 u32lowerBoundAddress, uint32 u32UpperBoundAddress, uint8 u8RangeId)</b>
SCDD_Mpu_154	<b>u32lowerBoundAddress(Direction in) :</b> Start address of descriptor data range
SCDD_Mpu_156	<b>u32UpperBoundAddress(Direction in) :</b> End address of descriptor data range
SCDD_Mpu_157	<b>u8RangeId(Direction in) :</b> Descriptor ID
SCDD_Mpu_153	This function Write lower and upper addresses in DPRx registers according to range index
SCDD_Mpu_158	-It Set the lower and upper bound of CPU Data Protection Range x (0-15) -Maximum 16 ranges allowed
SCDD_Mpu_159	4.3.3.1.11 <b>static void mpu_vDefine_CodeProtRange(uint32 u32lowerBoundAddress, uint32 u32UpperBoundAddress, uint8 u8RangeId)</b>

ID	Software Component Detailed Design
SCDD_ Mpu_ 160	<b>u32lowerBoundAddress(Direction in) :</b> Start address of descriptor data range
SCDD_ Mpu_ 161	<b>u32UpperBoundAddress(Direction in) :</b> End address of descriptor data range
SCDD_ Mpu_ 162	<b>u8RangeId(Direction in) :</b> Descriptor ID
SCDD_ Mpu_ 164	This function Write lower and upper addresses in CPRx registers according to range index
SCDD_ Mpu_ 163	-It Set the lower and upper bound of CPU Code Protection Range x (0-7) -Maximum 8 ranges allowed
SCDD_ Mpu_ 165	4.3.3.1.12 <b>static void mpu_vEnable_DataRd(uint8 u8ProtectionSet, uint8 u8RangeId)</b>
SCDD_ Mpu_ 170	<b>u8ProtectionSet (Direction in) :</b> this variable holds Protection set ID with the function will use to configure
SCDD_ Mpu_ 169	<b>u8RangeId(Direction in) :</b> Descriptor ID
SCDD_ Mpu_ 168	Using range index, enable read access for respective protection set by writing into DPREx registers
SCDD_ Mpu_ 175	4.3.3.1.13 <b>static void mpu_vEnable_DataWr(uint8 u8ProtectionSet, uint8 u8RangeId)</b>
SCDD_ Mpu_ 176	<b>u8ProtectionSet (Direction in) :</b> this variable holds Protection set ID with the function will use to configure
SCDD_ Mpu_ 177	<b>u8RangeId(Direction in) :</b> Descriptor ID
SCDD_ Mpu_ 178	Using range index, enable write access for respective protection set by writing into DPWEx registers
SCDD_ Mpu_ 179	4.3.3.1.14 <b>static void mpu_vEnable_CodeExe(uint8 u8ProtectionSet, uint8 u8RangeId)</b>
SCDD_ Mpu_ 180	<b>u8ProtectionSet (Direction in) :</b> this variable holds Protection set ID with the function will use to configure

ID	Software Component Detailed Design
SCDD_ Mpu_ 181	<b>u8RangeId(Direction in) :</b> Descriptor ID
SCDD_ Mpu_ 182	Using range index, enable code execute access for respective protection set by writing into CPXEx registers
SCDD_ Mpu_ 186	4.3.3.1.15 <b>inline void mpu_vSet_ActiveProtSet(uint8 protectionSet)</b>
SCDD_ Mpu_ 187	<b>uint8 protectionSet (Direction in) :</b> This variable holds the Protection set ID to be set for the current task.
SCDD_ Mpu_ 188	This function will activate the given Protection Set for the current callee task.