

# ADD

PC  $\rightarrow$  memi,  $\rightarrow$  ir,  
incr



incr  $\rightarrow$  PC

ir<sup>(6-4)</sup>  $\rightarrow$  rf(a<sub>1</sub>)

ir<sup>(8-6)</sup>  $\rightarrow$  rf(a<sub>2</sub>)

rf(d<sub>1</sub>)  $\rightarrow$  a  $\rightarrow$  alu

rf(d<sub>2</sub>)  $\rightarrow$  b  $\rightarrow$  alu

alu  $\rightarrow$  t<sub>1</sub>



t<sub>1</sub>  $\rightarrow$  a  $\rightarrow$  rf(d<sub>3</sub>)

ir<sup>(5-3)</sup>  $\rightarrow$  rf(a<sub>3</sub>)

State  
names

S<sub>1</sub>

S<sub>2</sub>

S<sub>3</sub>

State  
names

S<sub>6</sub>  
(alu op =  
ADD)

S<sub>17</sub>  
(C  $\rightarrow$  mux<sup>(sel)</sup>)

# ADC

S<sub>1</sub>



incr  $\rightarrow$  PC

ir<sup>(6-4)</sup>  $\rightarrow$  rf(a<sub>1</sub>)

ir<sup>(8-6)</sup>  $\rightarrow$  rf(a<sub>2</sub>)

rf(d<sub>1</sub>)  $\rightarrow$  a  $\rightarrow$  alu

rf(d<sub>2</sub>)  $\rightarrow$  b  $\rightarrow$  alu

alu  $\rightarrow$  t<sub>1</sub>




t<sub>1</sub>  $\rightarrow$  a  $\rightarrow$  mux<sup>(1)</sup>

ir<sup>(5-3)</sup>  $\rightarrow$  rf(a<sub>2</sub>)



rf(d<sub>2</sub>)  $\rightarrow$  b  $\rightarrow$  mux<sup>(0)</sup>

ir<sup>(5-3)</sup>  $\rightarrow$  rf(a<sub>3</sub>)

mux<sup>(o/p)</sup>  $\rightarrow$  rf(d<sub>3</sub>)


ADZState  
namesState  
namesADI

$S_{18}$   
 $(Z \rightarrow \text{mux}^{(sel)})$

ADL

$S_{20}$   
 $(1 \rightarrow \text{mux}^{(sel)})$

$(\text{alu op} = \text{NAND})$

NDU

### NDC

S<sub>1</sub>



S<sub>6</sub>



S<sub>17</sub>

State  
names

(alu op =  
NAND)

State  
names

S<sub>4</sub>

### LW

S<sub>1</sub>



incr → PC

ir<sup>(8-6)</sup> → rf(a<sub>1</sub>)

ir<sup>(5-0)</sup> → b → alu

rf(d<sub>1</sub>) → a → alu

alu → t<sub>1</sub>



t<sub>1</sub> → a → AO

S<sub>9</sub>

di → b → rf(d<sub>3</sub>)

ir<sup>(4-0)</sup> → rf(a<sub>3</sub>)

### NDZ

S<sub>1</sub>



S<sub>6</sub>



S<sub>18</sub>

(alu op =  
NAND)

### LHI

S<sub>1</sub>



incr → PC

ir → b → alu

alu → t<sub>1</sub>



S<sub>3</sub>

S<sub>8</sub>

S<sub>10</sub>

### SW

S<sub>1</sub>



S<sub>4</sub>




t<sub>1</sub> → a → AO

ir<sup>(6-0)</sup> → rf(a<sub>2</sub>)

rf(d<sub>2</sub>) → b → do

## BEQ




State  
names

S<sub>11</sub>


State  
names

S<sub>15</sub>


## JLR



## JRI



## JAL



S<sub>12</sub>


S<sub>13</sub>

S<sub>5</sub>

S<sub>14</sub>

S<sub>16</sub>

FSM.



# Control bit logic

w	do	di	ao	IR	tl	rf	PC	Mux	ALU	CB	czen	rf-wr
(1)	(1)	(2)	(1)	(5) 3	(2)	(4) 5	(3)	(4)	(2)	(1)	(2)	(1)
											(2 bits)	

S1: PC  
001

S2: PC IR rf alu czen  
011 010 00011 11 11

S3: tl IR rf  
01 010 00100

S7: IR rf alu czen  
011 00010 10 11

S8: PC IR alu  
011 001 10

S4: PC IR rf alu czen  
011 011 00010 10 01

S9: tl ao di rf ir  
01 1 01 01000 010

S10: tl IR PRf do co  
01 010 0010 1 1

S11: IR rf alu  
10 00011 11

S19: PC  
011

S13: tl IC  
01 010

S5: IC rf ir  
100 00100 010

S14: IR PC ALU  
001 100 11

S15: IR rf PC  
010 00001 010

S6: IR rf alu czen  
010 00011 11 11

S17: tl IR rf mux  
01 010 10010 0011

S18: tl IR rf mux  
01 010 10010 0101

320: tl IR rf mux  
01 010 10010 1001

S2: alu di rf cb  
11 010 00011 1

S16: ir rf alu  
011 00001 10

bit encoding.

rf(5):

↓  
1: connects  
to mux  
else disconnects

↓  
1  
to connect  
to bus else  
disconnect

↓  
1  
to conn.  
to bus B  
else not

↓  
1 to  
write  
to Bus B  
then  
rf(d<sub>2</sub>)

↓  
1 to  
write  
to bus A  
then  
rf(d<sub>1</sub>)

IR(3):



enable(1)  
connection to  
bus A  
(IR → bus A)  
disable(0)

enable(1)  
connect  
to  
rf

enable  
write  
to  
bus B.

ALU(2):

↓  
(1) enable  
connection  
to bus A  
(0) else not

↓  
(1) read  
from bus  
B  
(0) not.

PC(3):

enable(1)  
read from  
bus A

enable(1)  
write to  
PC

toggle  
mux 1 (1)  
else mux 0  
(0).

MUX(4):

↓  
(1) ~~write~~  
select  
connected  
to 1

↓  
(1)  
select  
conn.  
to  
Z

↓  
(1)  
select  
conn.  
to  
C

↓  
enable connection  
to rf(d<sub>3</sub>)

H: (2) (bit) — —  
 ↙        ↓  
 (1) write to bus B      (1) write to A, else, not.  
 (0) not

Q0: 1: write address  
 0: disable

W: (1) 1: write to Ram enabled  
 0: disabled


do (1) 1: enable write to RAM  
 0: disable

di (2): — —  
 ↙        ↘  
 (1) enable write to A      (1) enable write to B bus

(B: (1) ~~to~~ bit to alu.




CZ: (2)




1 if  
carry bit  
should be  
read else  
0

1 if zero  
should be  
modified  
else 0.







PC-en(0)





PC-en(2)





PC-en(1)



a0-0  
d0-0






memd-0



flag  
z0

flag  
c0



max-flag-out

