

17th March 2025

ISA PROGRAM REPORT

Bhone Pyae Kyaw

6530327

Section - 541

Table of Contents

<i>ISA Architecture Design and Implementation Report</i>	2
1. ISA Overview	2
1.1 Instruction Format	2
1.2 Registers	2
2. Supported Instructions	2
3. Cycle Timing Justification	2
4. Instruction Encoding and Decoding	3
5. Execution Logic	3
6. Performance Metrics	3
7. Conclusion	3
8. SIMULATION PROGRAM CODE	4

ISA Architecture Design and Implementation Report

1. ISA Overview

1.1 Instruction Format

Each instruction follows a fixed-length 32-bit structure, broken down into the following fields:

Field	Size (bits)
Opcode	5 bits
Target Reg	3 bits
Source Reg	3 bits
Immediate	21 bits
Total	32 bits

1.2 Registers

There are 8 General Purpose Registers (GPRs), identified as r0 through r7. They are represented by 3-bit binary codes as shown below:

Register Name	Code
r0	000
r1	001
r2	010
r3	011
r4	100
r5	101
r6	110
r7	111

2. Supported Instructions

The ISA supports five arithmetic and data manipulation instructions:

Instruction	Opcode	Description	Cycles
mov	00000	Move immediate or register	1
add	00001	Add immediate or register	1
sub	00010	Subtract immediate or register	1
mul	00011	Multiply immediate or register	4
div	00100	Divide immediate or register	6

3. Cycle Timing Justification

mov, add, sub: These are simple instructions that typically require only 1 cycle to execute.

mul: Requires 4 cycles due to increased computational complexity.

div: Requires 6 cycles, reflecting the more complex division compared to other instructions.

4. Instruction Encoding and Decoding

The **encode_instruction()** function converts human-readable instructions into their binary representation based on the instruction format. Immediate values are sign-extended to 21 bits, and registers are encoded as 3-bit fields.

Example:

Instruction: mov r1 25

Binary: 00000 001 000 0000000000000011001

5. Execution Logic

The **execute_instructions()** function simulates a CPU fetching, decoding, and executing instructions. It supports:

- Handling immediate and register values.
 - Performing arithmetic operations.
 - Division-by-zero checking.
 - Cycle count accumulation
-

6. Performance Metrics

- Total Cycle Count
 - Total Instruction Count (excluding end)
 - CPI (Cycles Per Instruction): Total Cycle Count / Total Instruction Count – up to 2 decimal place.
-

7. Conclusion

The designed ISA and simulator demonstrates:

- Instruction encoding and decoding.
- Basic arithmetic and data manipulation.
- Cycle counting and performance measurement (CPI).

8. SIMULATION PROGRAM CODE

```
1  # ISA Architecture
2  # -----
3  # 32 bits instruction
4  # 8 general purpose registers r0 - r7
5  # op-codes - mov, add, sub, mul, div
6
7  # Encoded instruction structure
8  # Opcode(5 bits) target_reg(3 bits) source_reg(3 bits) immi(21 bits) = 32 bits
9
10 ∨ opcodes = {
11     'mov' : '00000',
12     'add' : '00001',
13     'sub' : '00010',
14     'mul' : '00011',
15     'div' : '00100'
16 }
17
18 ∨ cycle_values = {
19     '00000' : 1, #mov
20     '00001' : 1, #add
21     '00010' : 1, #sub
22     '00011' : 4, #mul
23     '00100' : 6 #div
24 }
25
26 ∨ gprs = {
27     'r0': '000',
28     'r1': '001',
29     'r2': '010',
30     'r3': '011',
31     'r4': '100',
32     'r5': '101',
33     'r6': '110',
34     'r7': '111'
35 }
```

```

36
37     gprs_values = {
38         '000' : 0,
39         '001' : 0,
40         '010' : 0,
41         '011' : 0,
42         '100' : 0,
43         '101' : 0,
44         '110' : 0,
45         '111' : 0
46     }
47
48     def encode_instruction(instruction):
49         #opcode(5 bits) target_reg(3 bits) source_reg(3 bits) immi(21 bits) = 32 bits
50
51         instruction_components = instruction.split()
52
53         opcode = opcodes[instruction_components[0]]
54
55         target_reg = gprs[instruction_components[1]]
56
57         #check whether source register is a register or a number
58         #for number case
59         if instruction_components[2].lstrip('-').isnumeric():
60             source_reg = '000'
61             immi = int(instruction_components[2])
62
63             #for handling negative value
64             if immi < 0:
65                 immi = format((1 << 21) + immi, '021b')
66             else:
67                 immi = format(immi & 0x1FFFFFF, '021b')
68

```

```

69     #for register case
70     else:
71         source_reg = gprs[instruction_components[2]]
72         immi = '0' * 21
73
74     # concatenate to get the binary instruction
75     binary_instruction = f"{opcode} {target_reg} {source_reg} {immi}"
76     return binary_instruction
77

```

```

78 def execute_instructions(instructions):
79     global total_cycle_counts
80
81     print("-----")
82     print(" PC | User's instruction | Binary Encoed Instruction | Cycles")
83     print("-----")
84
85     for index, i in enumerate(instructions):
86         if i == 'end 0 0':
87             return
88         else:
89             binary_instruction = encode_instruction(i)
90
91             binary_instruction_split = binary_instruction.split()
92
93             opcode = binary_instruction_split[0]
94             target_reg = binary_instruction_split[1]
95             source_reg = binary_instruction_split[2]
96             immi = binary_instruction_split[3]
97
98             if immi[0] == '1':
99                 immi = int(immi, 2) - (1 << 21)
100             else:
101                 immi = int(immi, 2)
102
103             cycle = cycle_values[opcode]
104             total_cycle_counts += cycle
105             pc = index
106             print(f" {pc:>4} | {i:<20} | {binary_instruction:<36} | {cycle:>6}")
107
108             if opcode == '00000': #mov
109                 if source_reg == '000':
110                     gprs_values[target_reg] = immi
111             else:

```

```

109         if source_reg == '000':
110             gprs_values[target_reg] = immi
111         else:
112             gprs_values[target_reg] = gprs_values[source_reg]
113
114     if opcode == '00001': #add
115         if source_reg == '000':
116             gprs_values[target_reg] += immi
117         else:
118             gprs_values[target_reg] += gprs_values[source_reg]
119
120     if opcode == '00010': #sub
121         if source_reg == '000':
122             gprs_values[target_reg] -= immi
123         else:
124             gprs_values[target_reg] -= gprs_values[source_reg]
125
126     if opcode == '00011': #mul
127         if source_reg == '000':
128             gprs_values[target_reg] *= immi
129         else:
130             gprs_values[target_reg] *= gprs_values[source_reg]
131
132     if opcode == '00100': #div
133         if source_reg == '000':
134             if immi == 0:
135                 print(f"Divided by zero, skip the instruction {pc}")
136                 continue
137             gprs_values[target_reg] //= immi
138         else:
139             if gprs_values[source_reg] == 0:
140                 print(f"Divided by zero, skip the instruction {pc}")
141                 continue
142             gprs_values[target_reg] //= gprs_values[source_reg]

```



```

141         continue
142         gprs_values[target_reg] //= gprs_values[source_reg]
143
144     instructions = [
145         "mov r1 15",
146         "add r1 10",
147         "mov r2 5",
148         "mul r2 r1",
149         "sub r3 r2",
150         "div r2 5",
151         "mov r4 r3",
152         "end 0 0"
153     ]
154
155
156     total_cycle_counts = 0
157     total_instructions = len(instructions) - 1
158
159     execute_instructions(instructions)
160     print("-----")
161
162     print("Execution Completed!")
163     print()
164
165     print(f"Total Cycle counts after executing all the instructions = {total_cycle_counts}")
166     print(f"Total Instruction counts = {total_instructions}")
167     print(f"CPI = {round(total_cycle_counts / total_instructions, 2) }")
168     print()
169
170     print("After executing instructions, each register contains - ")
171     for reg, val in gprs_values.items():
172         bit_form = format(val & 0xFFFFFFFF, '032b')
173         print(f" {reg:>4} {r{int(reg, 2)}} | {val:<16} | {bit_form}")
174

```

