


$$n = \text{no. of address line} = \log_2(n)$$

$n = \text{memory location}$

- look up table (5 - i/p, 2 i/p 3 - ...)

always @ (posedge clk)


$$y \leftarrow a \& b$$



assign $y = a \& b$



SRAM based FPGA



$$110_{(8)} \rightarrow \text{Decimal} = 72$$

$$\begin{matrix} 2 & 1 & 0 & -1 & -2 \\ 1 & 1 & 0 & 0 & 0 \end{matrix} \rightarrow n$$

$$D = \sum_{i=-n}^{P-1} (d_i * r^i)$$

Word - 4 Byte = 32 bit
half word } depends on processor

bit - binary digit

4 bits - Nibble

8 bits - byte

^{10 11 12}
(ABC)₁₆ - Binary

8 4 2 1
1 0 1 1

1010 1011 1100

101011₍₂₎ → Octal

12 ~~13~~ 34 (10) → Hex

16 | 1234