```
1
 2
     -- Company:
 3
     -- Engineer:
 4
 5
     -- Create Date: 15:42:20 08/24/2023
 6
    -- Design Name:
     -- Module Name:
                     C:/Users/ETC-VLSI
 7
    LAB/Downloads/Xilinx ISE DS 14.7 1015 1 2/shiftregister/shiftregisterclk.vhd
     -- Project Name: shiftregister
 8
 9
     -- Target Device:
     -- Tool versions:
10
11
    -- Description:
12
13
     -- VHDL Test Bench Created by ISE for module: shiftregistrer
14
15
     -- Dependencies:
     ___
16
17
     -- Revision:
18
     -- Revision 0.01 - File Created
    -- Additional Comments:
19
20
21
     -- Notes:
     -- This testbench has been automatically generated using types std logic and
22
     -- std logic vector for the ports of the unit under test. Xilinx recommends
2.3
     -- that these types always be used for the top-level I/O of a design in order
24
25
    -- to guarantee that the testbench will bind correctly to the post-implementation
     -- simulation model.
2.6
27
    LIBRARY ieee;
28
29
    USE ieee.std logic 1164.ALL;
30
31
     -- Uncomment the following library declaration if using
     -- arithmetic functions with Signed or Unsigned values
32
     --USE ieee.numeric std.ALL;
33
34
35
     ENTITY shiftregisterclk IS
36
    END shiftregisterclk;
37
38
    ARCHITECTURE behavior OF shiftregisterclk IS
39
40
         -- Component Declaration for the Unit Under Test (UUT)
41
42
         COMPONENT shiftregistrer
         PORT (
43
              s : IN std logic vector(3 downto 0);
44
4.5
             m : IN std logic vector(1 downto 0);
              y : OUT std logic vector(3 downto 0);
46
47
             clk: IN std logic;
48
             rst : IN std logic
49
             );
50
        END COMPONENT;
51
52
53
        --Inputs
54
        signal s : std logic vector(3 downto 0) := (others => '0');
55
        signal m : std logic vector(1 downto 0) := (others => '0');
        signal clk : std logic := '0';
56
```

```
57
         signal rst : std logic := '0';
 58
 59
         --Outputs
 60
         signal y : std logic vector(3 downto 0);
 61
         -- Clock period definitions
 62
 63
         constant clk period : time := 10 ns;
 64
 65
      BEGIN
 66
 67
         -- Instantiate the Unit Under Test (UUT)
 68
         uut: shiftregistrer PORT MAP (
 69
                s \Rightarrow s
 70
                m => m
 71
                y => y,
 72
                clk => clk,
 73
                rst => rst
              );
 74
 75
 76
         -- Clock process definitions
 77
         clk process :process
 78
         begin
 79
            clk <= '1';
 80
            wait for clk period/2;
            clk <= '0';
 81
 82
            wait for clk period/2;
 83
         end process;
 84
 85
         -- Stimulus process
 86
 87
         stim proc: process
 88
         begin
 89
            -- hold reset state for 100 ns.
 90
            rst<='1';
           wait for 10 ns;
 91
 92
            rst<='0';
 93
            m<="00";
 94
             s<="0001";
 95
             wait for 80 ns;
 96
             s<="1110";
 97
             wait for 80 ns;
 98
               s<="0000";
99
               wait for 80 ns;
100
101
               m<="01";
             s<="0001";
102
103
             wait for 80 ns;
104
             s<="1110";
105
             wait for 80 ns;
               s<="0000";
106
107
               wait for 80 ns;
108
109
               m \le "10";
             s<="0001";
110
111
             wait for 80 ns;
112
             s<="1110";
113
             wait for 80 ns;
```

## ${\tt shiftregisterclk.vhd}$

```
s<="0000";
114
115
              wait for 80 ns;
116
117
               m<="11";
118
            s<="0001";
119
            wait for 80 ns;
120
            s<="1110";
121
            wait for 80 ns;
              s<="0000";
122
123
              wait for 80 ns;
124
125
126
           --wait for clk period*10;
127
128
           -- insert stimulus here
129
130
           wait;
131
        end process;
132
133
     END;
134
```