```
1
     -- Company:
 3
     -- Engineer:
 4
                        15:11:02 09/21/2023
 5
     -- Create Date:
     -- Design Name:
                       fifo ent - Behavioral
 7
    -- Module Name:
 8
    -- Project Name:
    -- Target Devices:
 9
    -- Tool versions:
10
11
     -- Description:
12
13
     -- Dependencies:
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
17
     -- Additional Comments:
1 8
19
20
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
21
     use IEEE.STD LOGIC ARITH.ALL;
22
23
     use IEEE.STD LOGIC UNSIGNED.ALL;
24
25
     -- Uncomment the following library declaration if using
26
     -- arithmetic functions with Signed or Unsigned values
27
     --use IEEE.NUMERIC STD.ALL;
28
29
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx primitives in this code.
30
31
     --library UNISIM;
32
     --use UNISIM.VComponents.all;
33
34
     entity fifo ent is
35
        Port ( enr : in STD LOGIC;
36
                enw : in STD LOGIC;
                dataout : out STD LOGIC VECTOR (3 downto 0);
37
38
                datain : in STD LOGIC VECTOR (3 downto 0);
                empty: out STD LOGIC;
39
                full : out STD LOGIC;
40
                clk : in STD LOGIC);
41
42
     end fifo ent;
43
44
     architecture Behavioral of fifo ent is
45
46
47
     type memory type is array(0 to 7) of std logic vector(3 downto 0);
48
     signal memory : memory type:=(others => (others => '0'));
     signal readptr , writeptr : std logic vector(3 downto 0):= "0000";
49
50
51
     begin
52
           process(clk)
53
              begin
                    if (clk'event and clk = '1' and enw = '1') then
54
55
56
                       memory(conv integer(writeptr)) <= datain;</pre>
57
                       writeptr <= writeptr + '1';</pre>
```

```
58
                      end if;
59
60
                      if(clk'event and clk ='1' and enr ='1') then
61
62
                         dataout <= memory(conv integer(readptr));</pre>
                         readptr <= readptr + '1';</pre>
63
64
                      end if;
                      if (readptr = "1000") then
65
66
                                      empty<='1';
                                      readptr<="0000";
67
68
                      else
69
                                      empty<='0';
70
                      end if;
71
                      if(writeptr = "1000") then
72
                                      full<='1';
73
                                      writeptr<="0000";</pre>
                      else
74
75
                                      full<='0';
76
                      end if;
77
            end process;
78
79
     end Behavioral;
80
81
```