```
1
 2
     -- Company:
 3
     -- Engineer:
 4
     -- Create Date: 15:51:06 09/21/2023
 5
 6
     -- Design Name:
    -- Module Name: C:/Users/ETC-VLSI LAB/Desktop/vlsi/FIFO/testFIFO.vhd
 7
    -- Project Name: FIFO
 8
    -- Target Device:
 9
    -- Tool versions:
10
11
     -- Description:
12
1.3
     -- VHDL Test Bench Created by ISE for module: fifo ent
14
15
     -- Dependencies:
16
     -- Revision:
17
1.8
     -- Revision 0.01 - File Created
19
     -- Additional Comments:
20
21
     -- Notes:
22
     -- This testbench has been automatically generated using types std logic and
     -- std logic vector for the ports of the unit under test. Xilinx recommends
23
    -- that these types always be used for the top-level I/O of a design in order
24
25
     -- to guarantee that the testbench will bind correctly to the post-implementation
26
     -- simulation model.
2.7
28
     LIBRARY ieee;
29
    USE ieee.std logic 1164.ALL;
30
    -- Uncomment the following library declaration if using
31
     -- arithmetic functions with Signed or Unsigned values
32
33
     --USE ieee.numeric std.ALL;
34
    ENTITY testFIFO IS
35
36
    END testFIFO;
37
38
    ARCHITECTURE behavior OF testFIFO IS
39
40
         -- Component Declaration for the Unit Under Test (UUT)
41
42
         COMPONENT fifo ent
43
         PORT (
              enr : IN std logic;
44
45
              enw : IN std logic;
46
              dataout : OUT std logic vector(3 downto 0);
47
              datain : IN std logic vector(3 downto 0);
48
              empty : OUT std logic;
49
              full : OUT std logic;
50
             clk: IN std logic
51
             );
52
        END COMPONENT;
53
54
55
        --Inputs
56
        signal enr : std logic := '0';
        signal enw : std logic := '0';
57
```

```
58
         signal datain : std logic vector(3 downto 0) := (others => '0');
 59
         signal clk : std logic := '0';
 60
 61
         --Outputs
 62
         signal dataout : std logic vector(3 downto 0);
 63
         signal empty : std logic;
         signal full : std logic;
 64
 65
 66
         -- Clock period definitions
         constant clk period : time := 10 ns;
 67
 68
 69
      BEGIN
 70
 71
         -- Instantiate the Unit Under Test (UUT)
 72
         uut: fifo ent PORT MAP (
 73
                enr => enr,
 74
                enw => enw,
 75
                dataout => dataout,
 76
                datain => datain,
 77
                empty => empty,
 78
                full => full,
 79
                clk => clk
 80
              );
 81
 82
         -- Clock process definitions
 83
         clk process :process
 84
         begin
 85
            clk <= '0';
 86
            wait for clk period/2;
 87
            clk <= '1';
            wait for clk_period/2;
 88
 89
         end process;
 90
 91
 92
         -- Stimulus process
 93
         stim proc: process
 94
         begin
 9.5
               enw<='1';
 96
 97
               datain<="1110";
 98
               wait for 10 ns;
 99
               datain<="1100";
100
               wait for 10 ns;
               datain<="1000";
101
102
               wait for 10 ns;
103
               datain<="0000";
104
               wait for 10 ns;
105
               datain<="1111";
106
               wait for 10 ns;
107
               datain<="0100";
               wait for 10 ns;
108
109
               datain<="0110";
110
               wait for 10 ns;
111
               datain<="0011";
112
               enw<='0';
113
               wait for 10 ns;
114
```

Thu Sep 21 16:00:55 2023

testFIFO.vhd

```
115 enr<='1';
116
117
118 wait;
119 end process;
120
121 END;
122
```