```
1
 2
     -- Company:
 3
    -- Engineer:
 4
     -- Create Date: 15:30:50 08/17/2023
 5
     -- Design Name:
    -- Module Name: C:/Users/ETC-VLSI LAB/Downloads/Xilinx ISE DS 14.7 1015 1 2/New
 7
    folder/alu D1/alu test.vhd
    -- Project Name: alu D1
 8
    -- Target Device:
 9
     -- Tool versions:
10
     -- Description:
11
12
13
     -- VHDL Test Bench Created by ISE for module: modecalci
14
    -- Dependencies:
1.5
16
     --
17
     -- Revision:
18
     -- Revision 0.01 - File Created
19
    -- Additional Comments:
20
21
     -- Notes:
22
     -- This testbench has been automatically generated using types std logic and
     -- std logic vector for the ports of the unit under test. Xilinx recommends
23
     -- that these types always be used for the top-level I/O of a design in order
2.4
     -- to quarantee that the testbench will bind correctly to the post-implementation
25
     -- simulation model.
2.6
27
     _____
28
     LIBRARY ieee;
29
    USE ieee.std logic 1164.ALL;
30
     -- Uncomment the following library declaration if using
31
32
     -- arithmetic functions with Signed or Unsigned values
33
     --USE ieee.numeric std.ALL;
34
35
     ENTITY alu test IS
36
    END alu test;
37
38
     ARCHITECTURE behavior OF alu test IS
39
40
         -- Component Declaration for the Unit Under Test (UUT)
41
42
        COMPONENT modecalci
43
        PORT (
44
              a : IN std logic vector(2 downto 0);
              b : IN std logic vector(2 downto 0);
45
46
             mode : IN std logic vector(2 downto 0);
47
              y: OUT std logic vector(2 downto 0)
48
             );
49
        END COMPONENT;
50
51
52
        --Inputs
        signal a : std logic vector(2 downto 0) := (others => '0');
53
        signal b : std logic vector(2 downto 0) := (others => '0');
54
55
        signal mode : std logic vector(2 downto 0) := (others => '0');
56
```

```
--Outputs
57
        signal y : std logic vector(2 downto 0);
58
        -- No clocks detected in port list. Replace <clock> below with
59
        -- appropriate port name
60
61
62
     BEGIN
63
64
        -- Instantiate the Unit Under Test (UUT)
65
        uut: modecalci PORT MAP (
               a \Rightarrow a
66
67
               b \Rightarrow b
68
               mode => mode,
69
               у => у
70
             );
71
72
         -- Stimulus process
73
        stim proc: process
74
        begin
         a<="001";
75
76
         b<="010";
77
         mode<="000";
78
         wait for 10 ns;
79
         mode<="001";
80
         wait for 10 ns;
         mode<="010";
81
82
         wait for 10 ns;
         mode<="011";
83
84
         wait for 10 ns;
85
         mode<="100";
86
         wait for 10 ns;
         mode<="111";
87
88
         wait for 10 ns;
89
90
91
           -- hold reset state for 100 ns.
92
           wait for 100 ns;
93
94
95
           wait;
96
        end process;
97
98
     END;
99
```

```
1
     -- Company:
 3
     -- Engineer:
 4
 5
                       15:07:53 08/17/2023
    -- Create Date:
 6
    -- Design Name:
 7
    -- Module Name:
                        modecalci - Behavioral
 8
    -- Project Name:
    -- Target Devices:
 9
    -- Tool versions:
10
11
     -- Description:
12
13
    -- Dependencies:
14
15
     -- Revision:
    -- Revision 0.01 - File Created
16
17
     -- Additional Comments:
18
19
20
     library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
    -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
24
25
     --use IEEE.NUMERIC STD.ALL;
26
27
     -- Uncomment the following library declaration if instantiating
28
    -- any Xilinx primitives in this code.
29
     --library UNISIM;
30
     --use UNISIM.VComponents.all;
31
32
    entity modecalci is
33
         Port ( a : in STD LOGIC VECTOR (2 downto 0);
34
                b : in STD LOGIC VECTOR (2 downto 0);
35
                mode : in STD LOGIC VECTOR (2 downto 0);
36
                y : out STD LOGIC VECTOR (2 downto 0));
37
     end modecalci;
38
     architecture Behavioral of modecalci is
39
40
41
    begin
42 process (a, b, mode)
43
       begin
44
           case mode is
           when"000" =>y<= NOT a;
45
           when"001" =>y<=a AND b;
46
           when"010" =>y<=a OR b;
47
48
           when"111" =>y<=a NOR b;
           when"011" =>y<=a XOR b;
49
50
          when"100" =>y<=a NAND b;
51
          when others =>null;
52
          end case;
53
          end process;
54
          end Behavioral;
55
56
57
```