

SINGLE STAGE AMPLIFIER

1


BASIC CONCEPTS, COMMON SOURCE STAGE, SOURCE FOLLOWER, COMMON GATE STAGE, CASCODE STAGE

Ideal vs Non-ideal Amplifier

2


- The input and output characteristics of an amplifier is generally a nonlinear function as shown in fig.(Nonlinear amplifier)

$$y(t) = \alpha_0 + \alpha_1 x(t) + \alpha_2 x^2(t) + \cdots + \alpha_n x^n(t).$$



- Input and output may be current or voltage quantities
- For an ideal amplifier

$$y(t) = \alpha_0 + \alpha_1 x(t)$$



- α_0 is the “dc bias”(operating point)
- α_1 is the “small signal gain”
- As long as $\alpha_1 x(t) \ll \alpha_0$, the bias point is disturbed negligibly and higher order terms are insignificant.

$$y(t) = \alpha_0 + \alpha_1 x(t)$$

$$y(t) = \alpha_0 + \alpha_1 x(t) + \alpha_2 x^2(t) + \cdots + \alpha_n x^n(t)$$

- $\Delta y = \alpha_1 \Delta x$, indicating a linear relationship between the increments at the input and output.
- As $x(t)$ increases in magnitude, higher order terms manifest themselves. Leading to nonlinearity and necessitating large signal analysis.
- Causes distortion of signal of interest

Analog Design Trade off

(What aspects of the performance of an amplifier are important?)


4

- Along with gain and speed, such parameters as power dissipation, supply voltage, linearity, noise or maximum voltage swing may be important.
 - Input and output impedances decide interaction with preceding and subsequent stages
 - Performance parameters trade with each other
- Multi-dimensional optimization problem

design of analog circuits is the art of finding the right trade-off between conflicting constraints or specifications such as power, noise, linearity, gain, supply voltage, voltage swing, speed and input/output impedance as illustrated by the "analog design octagon"

Analog-Design Octagon

Such trade-offs present many challenges in the design of high-performance amplifiers, requiring intuition and experience to arrive at an acceptable compromise






Common-Source stage with Resistive load

5


- By virtue of MOSFET's transconductance,, a MOSFET changes in its gate-source voltage to a small-signal drain current, which can pass through a resistor to generate an output voltage
- DC Analysis:

> in Linear region MOSFET works as linear voltage controlled resistor
> so, MOSFET should be in saturation to works as amplifier



$$V_{DS} \geq V_{GS} - V_T$$

$$V_D > V_G - V_T$$





Common-Source stage with Resistive load

6

- For $V_{in} < V_{TH}$,
 - M1 is off
 - and $V_{out} = V_{DD}$
 - When V_{in} is slightly greater than V_{th} ,
 - M1 is ON and operates in **saturation**
 - If V_{in} is increased in small amount, there will be large amount of V_{out} decreases
- As V_{in} approaches V_{th} , M1 begins to turn on, drawing current from R_D and lowering V_{out} .
- M1 turns ON in saturation regardless of the Values of V_{DD} and R_D .

$$V_{out} = V_{DD} - I_D R_D$$

$$V_{out} = V_{DD} - R_D \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})^2 \quad \mathbf{1}$$



Common-Source stage with Resistive load

7

- Further increase in V_{in} , V_{out} drops more and the transistor continues to operate **in saturation until V_{in} exceeds V_{out} by V_{th}** .



- **At point A $V_{out} = V_{in1} - V_{th}$**

- **When $V_{in} > V_{in1}$**

- M_1 is ON and operates in **Linear / Triode**
- V_{out} decreases

$$V_{out} = V_{DD} - R_D \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \left[2(V_{in} - V_{TH})V_{out} - V_{out}^2 \right] \text{ ————— (2)}$$

- **When V_{in} is high enough \rightarrow**



Common-Source stage with Resistive load

8


- When V_{in} is high enough \rightarrow

M1 drive into deep triode region, $V_{out} \ll 2(V_{GS} - V_{th})$ and the equivalent circuit is

$$\begin{aligned} V_{out} &= V_{DD} \frac{R_{on}}{R_{on} + R_D} \\ &= \frac{V_{DD}}{1 + \mu_n C_{ox} \frac{W}{L} R_D (V_{in} - V_{TH})} \quad \text{--- (3)} \end{aligned}$$

But $g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})$

$$g_m = 1/R_{on} = I_{ds}/V_{out}$$



$$R_{on} = \frac{V_{out}}{I_D}$$

$$R_{out} = \frac{V_{out}}{I_D}$$

$$\frac{1}{2} \mu_n C_{ox} \frac{W}{L} [2(V_{GS} - V_{TH})V_{DS} - V_{DS}^2]$$

Since V_{out} is very low after point A in input and output characteristics

$$R_{on} = \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})}$$

Common-Source stage with Resistive load


9

- Taking derivative of I_D equation in saturation region, small-signal gain is obtained

$$A_v = \frac{\partial V_{out}}{\partial V_{in}}$$

Using equation (1)


$$A_v = -R_D \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})$$
$$A_v = -g_m R_D. \quad \text{-----} \quad (4)$$



Common-Source stage with Resistive load

10

- Same result is obtained from small-signal equivalent circuit



$$\begin{aligned} V_1 &= V_{in} = V_{gs} \\ g_m V_1 &= g_m V_{in} = g_m V_{gs} \end{aligned}$$

this result can be directly derived from the observation that, M_1 converts an input voltage change ΔV_{in} to a drain current change $g_m \Delta V_{in}$, and hence an output voltage change

$$V_{out} = -g_m V_1 R_D = -g_m V_{in} R_D$$

$$A_v = -g_m R_D$$

Common-Source stage with Resistive load

11

- Since g_m itself varies with the input signal according to $\mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})$ the gain of the circuit changes substantially if the signal is large.
- The dependence of the gain upon the signal level leads to nonlinearity usually an undesirable effect.
- A key result here is that to minimize
 - the nonlinearity,
 - the gain equation must be a weak function of signal dependent parameters such as g_m .
- For a good stability, g_m should not change
- Input impedance of the circuit is very high at a low frequencies.

Common-Source stage with Resistive load

12

- How do we maximize the voltage gain of a common source stage?

$$A_v = -g_m R_D$$

$$A_v = -\sqrt{2\mu_n C_{ox} \frac{W}{L} I_D} \frac{V_{RD}}{I_D}$$

$$A_v = -\sqrt{2\mu_n C_{ox} \frac{W}{L} \frac{V_{RD}}{\sqrt{I_D}}}$$

- Thus, the magnitude of A_v can be increased by increasing W/L or V_{RD} or decreasing I_D if other parameters are constant.
- It is important to understand the trade-offs resulting from this equation.
- A larger device size leads to greater device capacitances, and
- A higher V_{RD} limits the maximum voltage swings
 - For example, if $V_{DD} - V_{RD} = V_{in} - V_{TH}$,
 - then M_1 is at the edge of the triode region, allowing only very small swings at the output (and input).
- If V_{RD} remains constant and I_D is reduced, then R_D must increase, thereby leading to a greater time constant at the output node.
- In other words, as noted in the analog design octagon, the circuit exhibits trade-offs between gain, bandwidth, and voltage swings.
- Lower supply voltages further tighten these trade-offs

Common-Source stage with Resistive load




13

Cut-off	Saturation	Triode / Linear
$V_{in} < V_{th}$	$V_{in1} > V_{in} > V_{th}$	$V_{in} > V_{in1}$
$I_D = 0$	$V_{out} = V_{DD} - R_D \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})^2$	$V_{out} = V_{DD} - R_D \frac{1}{2} \mu_n C_{ox} \frac{W}{L} [2(V_{in} - V_{TH})V_{out} - V_{out}^2]$
	$A_v = \frac{\partial V_{out}}{\partial V_{in}}$ $= -R_D \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})$	$A_v = \frac{\partial V_{out}}{\partial V_{in}}$ $\frac{-\mu_n C_{ox} (W/L) R_D V_{out}}{1 + \mu_n C_{ox} (W/L) R_D (V_{in} - V_{TH} - V_{out})}$

Common-Source stage with Resistive load

14



P 1. Sketch the drain current and transconductance of M_1 in below Fig. as a function of the input voltage



Common-Source stage with Resistive load

15

P 2. A CS stage is driven by a sinusoid, $V_{in} = V_1 \cos \omega t + V_0$, where V_0 is the bias value and V_1 is large enough to drive the transistor into the off and triode regions. Sketch the g_m of the transistor as a function of time.



Common-Source stage with Resistive load

16

- For large values of R_D , the effect of channel-length modulation in M1 becomes significant

$$V_{out} = V_{DD} - R_D \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})^2 (1 + \lambda V_{out})$$

$$\frac{\partial V_{out}}{\partial V_{in}} = -R_D \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})(1 + \lambda V_{out}) - R_D \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})^2 \lambda \frac{\partial V_{out}}{\partial V_{in}}$$

$$\text{Let } (1/2) \mu_n C_{ox} (W/L) (V_{in} - V_{TH})^2 \lambda = 1/r_o$$

r_o is output resistance

$$A_v = -R_D g_m - \frac{R_D}{r_o} A_v$$

$$\text{Thus } A_v = -g_m \frac{r_o R_D}{r_o + R_D}$$

$$A_v = -g_m (r_o || R_D)$$

Common-Source stage with Resistive load

17

- For large values of R_D , the effect of channel-length modulation in M1 becomes significant


$$V_{out} = V_{DD} - R_D \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})^2 (1 + \lambda V_{out})$$

$$\frac{\partial V_{out}}{\partial V_{in}} = -R_D \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH}) (1 + \lambda V_{out}) - R_D \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})^2 \lambda \frac{\partial V_{out}}{\partial V_{in}}$$

$$\text{Let } (1/2) \mu_n C_{ox} (W/L) (V_{in} - V_{TH})^2 \lambda = 1/r_o$$

r_o is output resistance

$$A_v = -R_D g_m - \frac{R_D}{r_o} A_v \quad \text{Thus} \quad A_v = -g_m \frac{r_o R_D}{r_o + R_D} \quad A_v = -g_m (r_o || R_D)$$




Small-signal model of CS stage including the transistor output resistance.

Common-Source stage with Resistive load

18

P3. Assuming that M_1 in Fig. is biased in saturation, calculate the small-signal voltage gain of the circuit.



Since I_1 introduces an infinite impedance ($R_D = \infty$),
the gain is limited by the output resistance of M_1

$$A_v = -g_m r_O$$


Called the “**intrinsic gain**” of a transistor,
this quantity represents the maximum voltage gain
that can be achieved using a single device

- In today's CMOS technology, $g_m r_O$ of short-channel devices is between roughly 5 and 10. We usually assume $(1/g_m) \ll r_O$

Common-Source stage with Resistive load

19

P3. Assuming that M_1 in Fig. is biased in saturation, calculate the small-signal voltage gain of the circuit.



By applying KCL @ V_{out} node

$$I_{D1} = I_1$$


$$\begin{aligned} I_{D1} &= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in} - V_{TH})^2 (1 + \lambda V_{out}) \\ &= I_1 \end{aligned}$$

**V_{in} appears in the square term and V_{out} in the linear term.
As V_{in} increases, V_{out} must decrease such that the product remains constant**

Common-Source stage with Resistive load

20

P4. It is possible to use the bulk (back gate) of a MOSFET as the terminal controlling the channel. Shown in Fig. Determine the voltage gain if $\lambda=0$.



The drain current is given by $g_{mb} V_{in}$


Thus, $A_v = - g_{mb} R_D$.

Common-Source stage with Diode Connected Load

21

MOS as Diode

- When a gate of MOSFET is connected to the drain, it acts like a diode with characteristics similar to a pn-junction diode.




Common-Source stage with Diode Connected Load

22

MOS as Diode

- When a gate of MOSFET is connected to the drain, it acts like a diode with characteristics similar to a pn-junction diode.




- When the gate is connected to the drain of an enhancement MOSFET, the MOSFET is **always in the saturation region**.

$$\begin{aligned} v_{DS} &\geq v_{GS} - V_T \\ \Rightarrow v_D - v_S &\geq v_G - v_S - V_T \\ \Rightarrow v_D - v_G &\geq -V_T \\ \Rightarrow v_{DG} &\geq -V_T \end{aligned}$$

Common-Source stage with Diode Connected Load

23


- In many CMOS technologies, it is difficult to fabricate resistors because it requires large area on a silicon wafer.
- A MOSFET can operate as a small-signal resistor if its gate and drain are shorted as shown in fig below
- Called a “Diode connected “ device in analogy with its bipolar counterpart, this configuration exhibits a small-signal behavior to a two-terminal resistor.




- Transistor always operates in saturation because the drain and the gate have the same potential.

Common-Source stage with Diode Connected Load

(24)



Diode-Connected Device



$$V_1 = V_X$$

$$I_X = V_X / r_O + g_m V_X$$

$$V_X / I_X = (1 / g_m) \parallel r_O \approx 1 / g_m$$

- The voltage gain of CS stage with diode connected (without body effect) load is

