


DATE

SEQUENTIAL LOGIC CIRCUIT.


- * At a particular instant of time for combination of inputs we get different combinations of outputs - Combinational Circuits
- * A Sequential Circuit which depends on present inputs & past states not on past inputs.

How do we store a value electronically?




To work it as flip flop / latch add S_p part & R_p part

- * It is bistable element \leftrightarrow



SEQUENTIAL CKTS: The op of sequential ckt not only depends on the present inputs but also on the past history (previous state)

BASIC BLOCK DIAGRAM OF SEQUENTIAL CKT:



Combination ckt associated with the Memory is known as Synchronous.


Sequential ckt is classified into

- 1) SYNCHRONOUS SEQUENTIAL CIRCUIT: It is a system whose behaviour can be defined from the knowledge of its signal at discrete instance of time

- 2) ASYNCHRONOUS: It is a system whose behaviour depends upon any the order in which the input changes.


Discrete time \rightarrow regular time

Outputs depends on input in synchronised with the clock
(it may be pos edge or neg edge)




only at pos edge it will change

* The Synchronous ckt are called seq, the activity within the ckt & the resulting updating of stored values is synchronised to the occurrence of clock pulses



SYNCHRONOUS CLOCKED SEQUENTIAL CIRCUIT BLOCK DIAGRAM




STORAGE ELEMENTS:

- 1) Catches \rightarrow It always obey the set to zero \rightarrow level triggered
- 2) Flipflops \rightarrow edge

The storage elements that operate with signal levels are referred to as latches, and those that are controlled by a clock transition are referred to as flip-flops.

LATCHES: [Set Reset Latches]: It can latch/stores a value.

NOR Gates:



TRUTH TABLE / STATE TABLE


S	R	Q_{n+1}	\bar{Q}_{n+1}
0	0	Q_n	\bar{Q}_n
0	1	0	1
1	0	1	0
1	1	?	?

→ forbidden

for $S = 1 \& R = 1$ we perfectly get value as 0 & 0 if we gone to next again $S = 0 \& R = 0$ we get $Q_{n+1} = 1 \& \bar{Q}_{n+1} = 0$ i.e., 1 but we should get 0 & 0 only hence the state where $S = 1 \& R = 1$ was not valid state.


NAND Gates:

feed Inputs as $\bar{S} \& \bar{R}$ ($\bar{S}\bar{R}$ Latch)



S	R	Q_{n+1}	\bar{Q}_{n+1}
0	0	Q_n	\bar{Q}_n
1	0	0	1
0	1	0	1
1	1	?	?

GATED SR LATCH




SR Latch with Control Input

LEVEL TRIGGERED SR LATCH


DATE		S	R	Q_{n+1}	\bar{Q}_{n+1}
1	X	X		Q_n	\bar{Q}_{n+1}
0	0	0		Q_n	\bar{Q}_{n+1}
0	0	1		0	1
0	1	0		1	0
0	1	1		invalid	

D-LATCH OR TRANSPARENT LATCH




E	D	Q_{n+1}	\bar{Q}_{n+1}
1	X	Q_n	\bar{Q}_n
0	1	1	0
0	0	0	1

1) SR latch (NOR Gates)




2) SR latch (NAND Gates)




Data Latch
Delay "

3) D-latch



1) Gated Latches



Write a verilog code for D-latches

= blocking statement \rightarrow it blocks 2nd statement until 1st one is get done
 <= non-blocking // \rightarrow at the same time it will get executed, concurrently

1 exp 8

DATE

latch.v

module (D, E, Q, Q_b);

input D, E ;

Output Q, Q_b ;

reg Q, Q_b ;

always @ (D, E) $Q = 1'b0$;
 $Q = 1'b1$;

begin

if ($\neg E$)

begin

$Q \leq D$;

$Q \leq \neg D$;

end

end

endmodule

use non blocking statements whenever we are designing latches & flip flops.

latch_tb

module dlatch;

reg D, E ;


wire Q, Q_b ;

dlatch $T_1 (D, E, Q, Q_b)$;

initial

begin

Test bench



D-FF


	D	Q	Q_b
0/1	x	q	Q_b
↑	1	1	0
↑	0	0	1

asym

DFF




sym



Inputs - highest priority

clk - high priority



module diff-asyrn (D, clk, rst, q, qb);

input D, clk, rst;

output q, qb;

reg q, qb;

always @ (posedge clk or negedge rst)

begin

if (!rst)

q <= 0;

qb <= 1;

else

begin


q <= D;

qb <= ~D;

end


endmodule

Synchronous
(only posedge)




DATE

JK - FF waveform

ECLIP - JCPDS

- * All flip-flops are edge triggered
- * clk - dynamic input \rightarrow it keeps on changing at regular interval
- * static ip \rightarrow it changes statically




- * Duty cycle is ratio of on time & off time
- * clk period will be same with posedge & negedge


2) EDGE TRIGGERED ISR FLIP-FLOP :

STORAGE ELEMENTS % FLIP FLOP.

ET / ST		S	R	Q	Q'
Clk	1/0	X	X	NC	NC
↑	0	0	0	"	"
↑	0	1	0	1	
↑	1	0	1	0	
↑	1	1	?	?	



posedge triggered

PES
UNIVERSITY

negedge

Characteristic equation how we represent of in terms of input

$Q(t)$ → previous state

$Q(t+1)$ → next "

K-Map for $Q(t+1)$

		SR	00	01	11	10
		$Q(t)$	0	0	x	1
		1	1	0	x	1

$$Q(t+1) = S + Q(t)R' \rightarrow (1)$$

$$Q(t).R$$


EDGE TRIGGERED D-FLIPFLOP :-

Clk	D	Q	Q'	Negedge		Posedge	
				D	Q	D	Q
0 1	x	NC	NC				
↑	1	1	0				
↑	0	0	1				

$$D = Q(t+1)$$

EDGE TRIGGERED JK FLIPFLOP :-

Clk	J	K	$Q(t+1)$	$Q(t+1)'$	Posedge JKff	
					J	Q
0 1	x	x	$Q(t)$	$Q(t)'$		
↑	0	0	$Q(t)$	$Q(t)'$		
↑	0	1	0	1		
↑	1	0	1	0		
↑	1	1	$Q'(t)$	$Q(t)$		



		JK	00	01	11	10
		$Q(t)$	0	0	1	1
		1	1	0	0	1


$$Q'(t)J$$

$$Q(t).K'$$

$$\text{characteristic} = J Q'(t) + K' Q(t)$$

EDGE TRIGGERED TOGGLE FLIP FLOP

Posedge

Posedge triggered state table

Clk	T	$Q(t+1)$	$Q'(t+1)$
0	x	$Q(t)$	$Q'(t)$
↑	0	$Q(t)$	$Q(t)'$
↑	1	$Q'(t)$	$Q(t)$

$c.e = Q(t) + 1 = T \oplus Q(t)$

CHARACTERISTIC EQUATIONS

$$SR \text{ Flipflop} = S + Q(t)R'$$


$$JK \text{ Flipflop} = JQ'(t) + K'Q(t)$$

$$D \text{ Flipflop} = D$$


$$T \text{ Flipflop} = T \oplus Q(t)$$

Simp 4 M

- * Unwanted oscillation is avoided by using edge triggered D flipflop.
- * To get controlled output.

Implementation of Edge Triggered

D-type positive edge triggered Flip Flop



Case i :-

If $\text{clk} = 0$, $S = R = 1$ NC in the output.

Case ii :-

Changing clk from 0 to 1, R changes to 0, cause flip flop to go to the reset state making $Q = 0$

If $D = 0$

Case iii :-


Now $\text{clk} = 1$, $R = 0$, If we tries to change the value in input D , output remains same.

NOTE :-

If there is change in the D input while $\text{clk} = 1$, terminal R remains at 0. Thus, the flip-flop is locked but Q is unresponsive to further changes in the input.


- * When the clock returns to 0, R goes to 1, placing the output latch in the quiescent condition without changing the output.
- * Similarly, if D=1 when clk goes from 0 to 1, S changes to 0. This causes the circuit to go to the set state, making Q=1. Any change in D while clk = 1 does not affect the output.

Implement all 4 types of FF using the D-flipflop (using ce).




2>

SRFF using DFF



3) TFF \rightarrow DFF



18th Oct '19


DATE

- 1) Setup Time } associated with Input }
- 2) Hold Time }


IMCBTQ

- 3) * before & after arrival of clk

before arrival of clk the input should be stable shld not oscillate.




Raise time } associated
Fall time } with clk.



- * There is a min time called the Setup Time during which the input must be maintained at a constant value prior to the occurrence of the clock transition w.r.t posedge diff.
- * There is a minimum time called the Hold time during which the input must not change after the application of the positive transition of the clock.
- * The Propagation Delay time of the flip-flop is defined as the interval between the trigger edge & the stabilization of the output to a new state.

DIRECT INPUTS :- (Preset & Reset)

- * Each flip flop can store 1 bit.



next

EX-OR Gate with ASYNCHRONOUS preset & clear


It is necessary to initially update to a known state before the next operation starts.

→ preset (also $A=1$) & clear (also $A=0$)

These are asynchronous & can be easily triggered by setting addth logic

D.F.A.P for sum A+B+C is applied here to the 3rd pole of all the blocks

(a) Graphic diagram




Recess

(b) Function table

A	B	C	S	C'
1	x	x	0	1
0	+	0	0	1
0	+	1	1	0

* Active low Preset

4-bit ripple carry adder (Standard style)



Full Adder:

module FullAdder (A, B, Cin, Sum, Cout);

input A, B, Cin;

output Sum, Cout;

wire [3:0] A = {A[3], B[3]};

begin Cout = (A[3]*B[3]) + (A[3]*Cin) + (B[3]*Cin);

endmodule

DATE _____

FLIP FLOP WITH ASYNCHRONOUS PRESET & CLEAR


It is necessary to initialize flip flop to a known state before the clock operation starts.

→ preset (sets $Q = 1$) & clear (sets $Q = 0$).

→ These are asyn queⁿ, & can be easily implemented by using addⁿ ips.

Q FLIP FLOP WITH ASYN RESET → applied reset to the 2nd gate of all the latches


(a) Graphic Symbol



(b) Function Table

R	clk	D	Q	\bar{Q}
1	x	x	0	1
0	↑	0	0	1
0	↑	1	1	0

* Active low Reset



Full Adder :-
module fulladder (A, B, Cin, Sum, Cout);

input A, B, Cin;

output Sum, Cout;

assign sum = A ^ B ^ Cin;

assign Cout = (A & B) | (B & Cin) | (A & Cin);

endmodule

DATE RIPPLE CARRY ADDER

Simulate verilog code of fulladder.

(Bottom Up approach)

```
module RCA (A, B, Cin, S, Cout);
    input [3:0] A, B;
    input Cin;
    output [3:0] S;
    output Cout;
    wire C1, C2, C3;
    fulladder FA1 (A[0], B[0], Cin, S[0], C1);
    fulladder FA2 (A[1], B[1], C1, S[1], C2);
    fulladder FA3 (A[2], B[2], C2, S[2], C3);
    fulladder FA4 (A[3], B[3], C3, S[3], Cout);
endmodule
```

Q: Write a verilog code to construct a J-flipflop using Dff & necessary gates

J Flipflop. 19

```
module dff (D, clk, Q);
    input D, clk;
    output Q;
    reg Q;
    always@(posedge clk)
    begin
        Q <= D;
    end
endmodule
```

Also by Mixed style

Tff. 19

```
module TFF (T, clk, Q);
    input T, clk;
    output Q;
    wire S1;
    xor x1 (S1, T, Q);
    dff x2 (S1, clk, Q);
endmodule
```

```
module TFF (T, clk, Q);
    input T, clk;
    output Q;
    wire S1;
    assign S1 = T ^ Q;
    dff x2 (S1, clk, Q);
endmodule.
```

Q. Write verilog code for JK flip flop & rising D flip flop & appropriate gate

JKff.v

```
module JKff (J, K, CLK, Q, QB);
```

```
input J, K, CLK;
```

```
output Q, QB; wire S0, S1, S2, S3;
```

```
and X1 (S1, J, QB);
```

```
not X0 (S0, K);
```

```
and X2 (S2, Q, S0);
```

```
or X3 (S3, S1, S2);
```

```
dff X4 (S3, CLK, Q);
```

```
endmodule
```

J	K	Q	DFF
0	0	Q	D Q
0	1	0	0 0
1	0	1	1 1
1	1	Q	TFF

S	R	Q	TFF	T	Q
0	0	Q		0	1
0	1	0		1	0
1	0	1			
1	1	?			


MASTER-SLAVE CONFIGURATION:

Race-around : race last stable ips & unstable ops which give unpredictable ops

In order to overcome race-around condition in the flip-flops we use Master Slave Configuration.

* unstable outputs are fed back as ips once Q, QB are stable & other unstable which after feedback gives unpredictable outputs

MASTER SLAVE D-LATCH:



REGISTERS:

Registers are group of flip-flops each of which were connected by a common clock and is capable of storing 1 bit of information.

A n bit register consist of n - flip-flop.

→ shift reg's }
storage reg's } application level