

DATE
Verilog Code for asynchronous Courter
mym dimmer my.
module asynchronous (Clk, Astr., Out);
imput cab site.
input clk, 2stn; Output -[3:0] out;
out to the
2n 21 22 22 5
Wire 90, 91, 92, 93;
wire 9n0, 9n1, 9n2, 9n3;
df ffo (.d (gno), ele (cee), sutn (sutn), g(go), gn (gno));
9n (9no));
du eu (d(9n1) (16 (9n) 11 (3040) 19(91)
dy \$\ (.d(9ni), .cuk(90), .sitn(setn), .9(21), . 9n(9ni));
· 7n(· 7/11))
df f(2 (.d(9/12), .clk (9/1), .rs.tn (1/2tn), .9(9/2)
dy 42 (.d(qn2), .cu(q1), .sstn(sstn), .q(q2) . qn(qn2));
the state of the s
dy 43 (.d (9n3), clk (92), setn (setn) : 9(9
dy 43 (.d (qn3), . Clk (q2), . s.tn (s.tn), . 9(q . qn (qn3));
\$ 22 2 2 2
assign out = { 93, 92, 91, 90 95
V
endmodule
M. M
Pist



