


Registers

A Register is a group of flip-flops, each of which shares a common clock and is capable of storing one bit of information. An n ' bit register consists of a group of ' n ' flip-flops capable of storing n bits of binary information.

SISO



```
module SISO ( din, clk, reset, dout );
```

```
input din, clk, reset;
```

```
output dout;
```

```
reg dout;
```

```
reg [3:0] S;
```

```
always @ (posedge clk)
```

```
begin
```

```
if (reset)
```

```
    S <= 4'b0000;
```

```
else
```

temporary variable, I am using 'reg' instead of wire because I will be using it inside always block.

begin

$S[3] \leftarrow \text{din};$

$S[2] \leftarrow S[3];$

$S[1] \leftarrow S[2];$


$S[0] \leftarrow S[1];$

end

end

assign dout = S[0];

endmodule



(The output should be tapped
parallelly too. & at the
same time shifted serially)

```
Module SISO (din, clk, reset, dout);
```

```
    Input din, clk, reset;
```

```
    Output [3:0] dout; → For parallel output
```

```
    reg [3:0] S;
```

```
    always @ (posedge clk)
```

```
    begin
```

```
        if (reset)
```

```
            S <= 4'b0000;
```

```
        else
```

```
            begin
```

```
                S[3] <= din;
```

```
                S[2] <= S[3];
```

```
                S[1] <= S[2];
```

```
                S[0] <= S[1];
```


```
            end
```

```
        end
```

```
        assign dout = S; → For parallel output
```

```
    endmodule
```

Parallel in Parallel Out (PIPO)





```

module PIFO (din, clk, reset, dout);
    input [3:0] din;
    input reset, clk;
    output [3:0] dout;

    always @ (posedge clk)
    begin
        if (reset)
            dout <= 4'b0000;
        else
            dout <= din;
        end
    end
endmodule

```



* When Load = 1, the parallel input D_0, D_1, D_2, D_3 get loaded parallelly into the flipflops.

* When Load = 0, the inputs gets shifted serially and you can collect the shifted bit at dout.

```
module p130 ( din, clk, reset, load, dout );
```

```
input [3:0] din;
```

```
input clk, reset, load;
```

```
output dout;
```

```
reg [3:0] temp;
```

```
always @ (posedge clk)
```

```
begin
```

```
if (reset)
```

```
temp <= 4'b0000;
```

```
else if (load)
```

```
temp <= din;
```

```
else
```

```
begin
```

```
dout <= temp(3);
```

```
temp <= { temp[2:0], 1'b0 };
```

```
end
```

```
end
```

```
endmodule
```

This can also be written as

temp <= { temp[2],
temp[1], temp[0],
1'b0 };

temp[3:0]

↳ temp(3), temp(2),
temp(1), temp(0)

For this format