

SEQUENCE DETECTORS.

Sequence Detector

Vinay Reddy Narayana
(pg 1)




When the required sequence is detected, the output becomes 1 else the output is 0.

Example

To detect the sequence 1011

Take $x = 1011$.



Applications : In Digital communication where we have to recognize a specific pattern or message.

Types of Sequence Detectors

→ Sequence detector to detect overlapping sequence

→ Sequence detector to detect Non-overlapping sequence

Sequence detector

- ↳ Mealy sequence detector machine
- ↳ Moore sequence detector machine

Mealy

O/p is a function of both the present state and the present inputs

Moore

O/p is a function of only the present state

Overlapping and Non-overlapping sequence

Eg: 1101 (The sequence to be detected)

Input $x = \underline{\quad} \underline{\quad} \underline{0} \underline{\quad} \underline{1} \underline{\quad} \underline{0} \underline{\quad} \underline{1} \underline{\quad}$

Non overlapping output $\underline{\quad} = \underline{0} \underline{0} \underline{0} \underline{1} \underline{0} \underline{0} \underline{0} \underline{0} \underline{1}$

Input $x = \underline{\quad} \underline{\quad} \underline{0} \underline{\quad} \boxed{1} \underline{1} \underline{\quad} 0 \underline{\quad} \boxed{1} \underline{1} \underline{\quad} 0 \underline{\quad} \underline{1}$

Overlapping o/p $\underline{\quad} = \underline{0} \underline{0} \underline{0} \underline{1} \underline{0} \underline{0} \underline{1} \underline{0} \underline{0} \underline{1}$

Eg: 1-bit overlap sequence

Important Note :

for n -bit sequence


Mealy Model \Rightarrow n states are required to detect the sequence
Moore Model \Rightarrow $n+1$ states are required
to detect the sequence
(Extra 1 state is required
to represent the output)

Eg 1101 is the Sequence to be detected.

Sequence = 1101



Type of Machine = Mealy.

Hence the no of states = $n = 4$



Reset
Total
Initial

Considering the 4 states.




For Mealy Model

overlap

- * For Non-OL, Move the last bit to reset state
- * For 1-bit OL, compare the last bit to 1-bit state
- * For 2-bit OL, compare the last 2 bits to 2-bit state, then 1-bit to 1-bit state and so on.

Mealy Model 1-bit Overlap.1101

↳ this bit is reused

1101011↳ 1st bit for the second sequence. $n=4$, in mealy model we require 4 states

1	11	110
---	----	-----

10

110

110

↑

↑

↑

111

110


0

MOORE (Non-OL)

$$Eg = 1101$$

$n=4$, no of states required = $n+1$

E5



1	11	110	1101
---	----	-----	------

10	111	1100	11010
----	-----	------	-------

11011

For Moore Model

~~~~~

- \* For Non-OL, compare the last bit to 1-bit state.
- \* For 1-bit OL, compare the last 2-bits to 2-bit state, then 1-bit to 1-bit state and so on.
- \* For 2-bit OL, compare the last 3 bits to 3-bit states, then 2-bits to 2-bit state and so on.

Eg for 2-bit overlap Moore Model

Eg 11011 → These 2 bits are reused

11011011


→ These two bits are reused.

Sequence = 11011

$$\text{no of states} = n+1$$


$$= 5+1$$

$$= 6 \text{ states}$$



Write a Verilog Code to simulate Mealy and Moore Sequence detector for the given sequence 1011.

Mealy Model



since it is a  
2 bit overlap we have  
to compare the last two  
bits to the g-bit state  
and so on.

## Verilog Code

Module Mealy ( ctk, reset, inp, outp );

input ctk, reset, inp;

Output outp;

reg outp;

reg [1:0] state;

reg [1:0] next\_state;

always@ (posedge ctk)

begin

if (reset)

state = 2'b00;

else

state = next\_state;

end



state  
transition logic

always @ ( state, inp, reset )

case ( state )

$2^1 b00$  : begin

for  
state 00

if (inp)  $\rightarrow$  begin

next-state  $\leftarrow 2^1 b01$  ;

Output  $\rightarrow$  end  $L = 0$  ;

else

$\rightarrow$  begin

next-state  $\leftarrow 2^1 b00$  ;

Output  $\rightarrow$  end  $L = 0$  ;

end  $\rightarrow$  end

$2^1 b01$  : begin

for  
state 01

if (inp)  $\rightarrow$  begin

next-state  $\leftarrow 2^1 b01$  ;

Output  $\rightarrow$  end  $L = 0$  ;

else

$\rightarrow$  begin

next-state  $\leftarrow 2^1 b10$  ;

Output  $\rightarrow$  end  $L = 0$  ;

end

$2^1 b10$  : begin

for  
state 10

if (inp)  $\rightarrow$  begin

next-state  $\leftarrow 2^1 b11$  ;

Output  $\rightarrow$  end  $L = 0$  ;

else

$\rightarrow$  begin

next-state  $\leftarrow 2^1 b00$  ;

Output  $\rightarrow$  end  $L = 0$  ;

end  $\rightarrow$  end


DATE

2'b11 : begin  
    if (imp)  $\rightarrow$  begin  
        next-state  $L = 2'b10;$   
        output  $L = 1;$   
    else  $\rightarrow$  end  
         $\rightarrow$  begin  
            next-state  $L = 2'b10;$   
            output  $L = 0;$   
        end  $\rightarrow$  end  
    endcase  
endmodule

for state 1

Moore Model  $(n+1$  states)

DATE



$$\begin{array}{r} 1011 \\ \hline 01 \end{array}$$

$$\underline{1010}$$

Verilog Code

```
module moore (clk, reset, imp, outp);
```

```
    input clk, reset, imp;
    output outp;
    reg outp;
```

```
    reg [2:0] state;
    reg [2:0] next_state;
```

```
    always @ (posedge clk)
```

```
        begin
```

```
            if (reset)
```

```
                state = 3'b000;
```

```
            else
```

```
                state = next_state;
```

```
        end
```

State

Transition.

always @ (state, imp, reset)

case (state)

for state  
000 }  
 $3'b000 : begin$   
 if (imp)  
 next-state  $\leftarrow 3'b_10$ ;  
 else  
 next-state  $\leftarrow 3'b000$ ;  
 end

for state  
001 }  
 $3'b001 : begin$   
 if (imp)  
 next-state  $\leftarrow 3'b001$ ;  
 else  
 next-state  $\leftarrow 3'b010$ ;  
 end

for state  
010 }  
 $3'b010 : begin$   
 if (imp)  
 next-state  $\leftarrow 3'b011$ ;  
 else  
 next-state  $\leftarrow 3'b000$ ;  
 end

for state  
011 }  
 $3'b011 : begin$   
 if (imp)  
 next-state  $\leftarrow 3'b100$ ;  
 else  
 next-state  $\leftarrow 3'b010$ ;  
 end

DATE

$3'b100$  : begin  
    if (imp)  
        next\_state  $\leftarrow 3'b001$ ;  
    else  
        next\_state  $\leftarrow 3'b010$ ;  
    end  
endcase

} State 100

always @ (C state or reset)  
begin

    if (reset)  
        Outp = 0;  
    else

        Case (state)

$3'b000$  : Outp = 0 ;  
             $3'b001$  : Outp = 0 ;  
             $3'b010$  : Outp = 0 ;  
             $3'b111$  : Outp = 0 ;  
             $3'b100$  : Outp = 1 ;

    endcase  
end

endmodule

} Outputs  
    for all the  
    states