
BHARADWAJ. D PES2201800626 ECE-B 3rd SEM

HDL-ASSIGNMENT



Design (ode [D-Flip Flop]

dff.v

module dff (d,clk, rst, q);

input d,clk, rst;

output q; reg q;

alwayse (posedge clk)

if (rst = =1/61)

q <=1/60;

clse.
q <= d;

end module.

```
(2)
```

```
Shift Register Dosign Code:
module USR ( rst, clk, 1,0, sinsr, sinsl);
input [3:0]1;
Input [ 1:0] 5;
Input rst, clk, sinsa; sinsl;
output [3:0] 0;
wire [3:0] w;
mux41 m1 (0[0], 0[1], sinsl, i(0], s[0], s[1], ω[0]);
mux 41 m2 (0 (1), σ(2), ο(ο), ε(1), s(ο), s(1), ω(1));
mux41 m3(ο[2], ο[3], ο[1], ί[2], s[0], s[1], ω[2]),
mux 41 m4(0[3], sinst, 0[2], i[3], s[0], s[1]; w[3]);
dff d1 ( w[o], clk, rst, 0[o]),
dff d2(w[i], clk, rst, O[i]);
dy d3 (w[2], clk, rst, 0[2]);
    d4(w[3], clk, rst, 0[3]);
end module.
```