
Registers

A Register is a group of flip flops, each of which shares a common clock and is capable of storing one bet of information. An embit register consists of a group of on' flip-flops capable of storing on bits of binary information.



module \$150 (din, cek, reset, dout);

imput din, cek, reset, dout);

output dout;

leg dout;

reg [3:0]s;

inskael of wire because I will be using it inslde

always & Coposedge cek) always block.

begin

if (reset)

\$\mathref{G}\$ (reset)

\$\mathref{G}\$ (reset)

else

begin

S[3] L= din;

S[2] L= S[3];

S[1] L= S[2];


S[0] L= S[1];

end

end

asxign dout = S[0];


enclmodule



(The output should be tapped parallely too. I at the Same time shifted sevially)

Module SIPO Cdin, clk, ruset, dont); Porput din, clk, reset; Quiput [3:0] doest; For parallel output reg [3:0] s; always @ (posedge cle) begin if (reset) SE 4'60000; else begin S[3] L= dim). S[2] L= S[8], S[1] L= S[2]; S[0] & S[17) end end For parallel assign dout = 3; Output. endmodule Parallel in Parallel Out (PIPO) din(o) din(2) dinti din(3) dont (0) dout (1)

```
module PIPO (din, cuk, reset, dout);
imput [3:0] din;
imput Leset, cuk;
cutput [3:0] dout;
always @ Croseelge cuk)
begin
if (Leset)
dout L= 4'60000;
else
dout L= din;
end
endmodule
```



- * When Load = 1, the parallel imput Do, D, D2 D3

 get loaded parallely into the fliplops.
- * When Load = 0, the inputs gets shifted sevally and your Can Collect the Shifted bit at dout.

module piso (clim, clk, reset, load, clow); imput Issol din; imput cek 3 reset, load ; output dont; seg [3:0] temps This can also be always @ Cooseage cut) written as temp L= { temp[2], begin temp [3], temp[0], if (heart) 1/60 % ; limp 2= 4'60000; else if (load) Jemp [3:0] temp L= dim; L> femp (3), temp()), templi), templo) else begin dout L= temp(8); temp L= { temp [2:0], 1'bog; end end endmodule