
Chapter 4: Differential Amplifiers

- 4.1 Single-Ended and Differential Operation
- 4.2 Basic Differential Pair
- 4.3 Common-Mode Response
- 4.4 Differential Pair with MOS Loads
- 4.5 Gilbert Cell


Single-Ended and Differential Operation

- A "single-ended" signal is one that is measured with respect to a fixed potential, usually the ground [Fig. (a)]
- A differential signal is one that is measured between two nodes that have equal and opposite signal excursions around a fixed potential [Fig. (b)]




- The "center" potential in differential signaling is called the "common-mode" (CM) level
 - bias value of the voltages, i.e., value in the absence of signals

Single-Ended and Differential Operation




- Suppose each single-ended output in Fig. (b) has a peak amplitude of V_o
- Then single-ended peak-to-peak swing is $2V_0$ and differential peak-to-peak swing is $4V_0$
- For example, if voltage at X (w.r.t. ground) is $V_0 \cos \omega t + V_{CM}$ and that at Y is $-V_0 \cos \omega t + V_{CM}$, then the peak-to-peak swing of V_x V_y is $4V_0$

 Higher immunity to "environmental" noise in differential operation as compared to single-ended signaling




- In Fig. (a), transitions on the clock line L_2 corrupt the signal on sensitive signal line L_1 due to capacitive coupling between the lines
- If the sensitive signal is distributed as two equal and opposite phases as in Fig. (b), the clock line placed midway disturbs the differential phases equally and keeps the difference intact, called common-mode (CM) rejection

CM rejection also occurs with noisy supply voltages




- In the CS stage of Fig. (a), if V_{DD} varies by ΔV , then V_{out} changes by roughly the same amount, i.e., output is susceptible to noise on V_{DD}
- In the symmetric circuit of Fig. (b), noise on V_{DD} affects V_X and V_Y , but not $V_X V_Y = V_{out}$
- The differential circuit is more robust to supply noise than its single-ended counterpart

 Differential operation is as beneficial for sensitive signals ("victims") as for noisy lines ("aggressors")




- Clock signal is distributed in differential form on two lines
- With perfect symmetry, the components coupled from CK and $C\overline{K}$ to the signal line cancel each other




- Differential signaling increases maximum achievable voltage swings
- In the above differential circuit, the maximum output swing at X or Y is equal to V_{DD} $(V_{GS} V_{TH})$
- For $V_X V_Y$, the maximum swing is $2[V_{DD} (V_{GS} V_{TH})]$
- Other advantages of differential circuits include simpler biasing and higher linearity
- Advantages of differential operation outweigh the possible increase in area

Basic Differential Pair: Introduction



- The simple differential circuit shown incorporates two identical single-ended paths to process the two phases
- The two differential inputs V_{in1} and V_{in2} , having a certain CM level $V_{in,CM}$ are applied to the gates
- The outputs are differential too and swing around the output CM level $V_{\it out,CM}$
- This circuit offers all advantages of differential signaling: supply noise rejection, higher output swings, etc.


Basic Differential Pair: Introduction



- As the input CM level, $V_{in,CM}$ changes, so do the bias currents of M_1 and M_2 , thus varying both the transconductance of the devices and the output CM level
- As shown in Fig. (b), if the input CM level is excessively low, the minimum values of V_{in1} and V_{in2} may turn off M_1 and M_2 , leading to severe clipping at the output
- Bias currents of the devices should have minimal dependence on the input CM level


Copyright © 2017 McGraw-Hill Education. All rights reserved. No reproduction or distribution without the prior written consent of McGraw-Hill Education.

Basic Differential Pair



- A "differential pair" incorporates a current source I_{SS} to make $I_{D1} + I_{D2}$ independent of $V_{in,CM}$
- If $V_{in1} = V_{in2}$, the bias current of both M_1 and M_2 is $I_{SS}/2$ and the output CM level is $V_{DD} R_D I_{SS}/2$


Basic Diπerential Pair: Qualitative Analysis



- When V_{in1} is much more negative than V_{in2} , M_1 is off, M_2 is on and I_{D2} = I_{SS} , $V_{out1} = V_{DD}$ and $V_{out2} = V_{DD} - R_D I_{SS}$
- As V_{in1} is brought closer to V_{in2} , $M_1 \text{ gradually turns on, drawing a}$ fraction of I_{SS} from R_{D1} and
- Since $I_{D1} + I_{D2} = I_{SS}$, I_{D2} falls and V_{out2} rises
- For $V_{in1}=V_{in2}$, $V_{out1}=V_{out2}=V_{DD}-R_DI_{SS}/2$, which is the output CM level
- When V_{in1} becomes more positive than V_{in2} , I_{D1} becomes higher than I_{D2} and V_{out1} drops below V_{out2}
- For sufficiently large $V_{in1} V_{in2}$, M_1 "hogs" all of I_{SS} , turning M2 off, therefore, $V_{out1} = V_{DD} R_D I_{SS}$ and $V_{out2} = V_{DD}$


Basic Differential Pair: Qualitative

∆nalysis




- The circuit contains three differential quantities: $V_{in1} V_{in2}$, $V_{out1} - V_{out2}$, and $I_{D1} - I_{D2}$
- The maximum and minimum levels at the output are welldefined and independent of the input CM level
- The small-signal gain (slope of $V_{out1} V_{out2}$ versus V_{in1} V_{in2}) is maximum for $V_{in1} = V_{in2}$ and gradually falls to zero as $|V_{in1} - V_{in2}|$ increases
- Circuit becomes more nonlinear as input voltage swing increases
- For $V_{int} = V_{int}$, circuit is said to be in "equilibrium" Copyright © 2017 Metraw-Hill Education. All rights reserved. No reproduction or distribution without the prior written consent of McGraw-Hill Education.

Basic Differential Pair: Common-mode behavior




- Tail current source suppresses the effect of input CM level variations on the output level
- Set $V_{in1} = V_{in2} = V_{in,CM}$ and vary $V_{in,CM}$ from 0 to V_{DD} [Fig. (a)]
- Due to symmetry, $V_{out1} = V_{out2}$
- For $V_{in,CM} = 0$, M_1 and M_2 are off, $I_{D3} = 0$ and M_3 operates in the deep triode region [Fig. (b)]
- With $I_{D1} = I_{D2} = 0$, circuit is incapable of signal amplification; $V_{out1} = V_{out2} = V_{DD}$, and $V_{P} = 0$

Basic Differential Pair: Common-mode behavior




- M_1 and M_2 turn on if $V_{in,CM} \ge V_{TH}$
- Beyond this point, I_{D1} and I_{D2} continue to increase and V_P also rises [Fig. (c)]
- M_1 and M_2 act as a source follower, forcing V_P to follow $V_{in,CM}$
- When $V_{in,CM}$ is sufficiently high, V_{DS3} exceeds $V_{GS3} V_{TH3}$, and M_3 operates in saturation so that $I_{D1} + I_{D2}$ is constant
- For proper operation, $V_{in.CM} \ge V_{GS1} + (V_{GS3} V_{TH3})$

Basic Differential Pair: Common-mode behavior



- As $V_{in,CM}$ rises further, V_{out1} and V_{out2} stay relatively constant, therefore, M_1 and M_2 enter the triode region if $V_{in,CM} > V_{out1} + V_{TH} = V_{DD} R_D I_{SS} I_2 + V_{TH}$
- The allowable value of V is bounded as follows: $V_{GS1} + (V_{GS3} V_{TH3}) \leq V_{in,CM} \leq \min \left[V_{DD} R_D \frac{I_{SS}}{2} + V_{TH}, \ V_{DD} \right]$
- Beyond the upper bound, the CM characteristics of Fig.
 (c) do not change, but the differential gain drops


Basic Differential Pair: Output Swings



- Suppose the input and output bias levels are $V_{in,CM}$ and $V_{out,CM}$ respectively, and $V_{in,CM} < V_{out,CM}$
- Assume a high voltage gain so that input swing is much lesser than the output swing
- For M_1 and M_2 to remain saturated, each output can go as high as V_{DD} and as low as $V_{in.CM} V_{TH}$
- $V_{in,CM}$ can be no less than V_{GS1} + (V_{GS3} V_{TH3})
- With this choice of $V_{in,CM}$, single-ended peak-to-peak swing is $V_{DD} (V_{GS1} V_{TH1}) (V_{GS3} V_{TH3})$

Basic Dimerential Pair: Large-signal

Analysis




- Objective is to determine $V_{out2} V_{out2}$
- $V_{out1} V_{out2} = R_{D2}I_{D2} R_{D1}I_{D1} = R_D(I_{D2} I_{D1})$
- Assume the circuit is symmetric, M_1 and M_2 are saturated and $\lambda = 0$
- Since $V_P = V_{in1} V_{GS1} = V_{in2} V_{GS2}$, $V_{in1} V_{in2} = V_{GS1} V_{GS2}$
- For a square-law device, $(V_{GS}-V_{TH})^2=\frac{I_D}{\frac{1}{2}\mu_nC_{ox}\frac{W}{L}}$
- Therefore,

$$V_{GS} = \sqrt{\frac{2I_D}{\mu_n C_{ox} \frac{W}{L}}} + V_{TH}$$

Basic Differential Pair: Large-signal

<u> Analysis</u>



 It follows from previous derivation that

$$V_{in1} - V_{in2} = \sqrt{\frac{2I_{D1}}{\mu_n C_{ox} \frac{W}{L}}} - \sqrt{\frac{2I_{D2}}{\mu_n C_{ox} \frac{W}{L}}}.$$

• To find $I_{D1} - I_{D2}$, square both sides of above eqn., and recognize that $I_{D1} + I_{D2} = I_{SS}$


$$(V_{in1} - V_{in2})^2 = \frac{2}{\mu_n C_{ox} \frac{W}{L}} (I_{SS} - 2\sqrt{I_{D1}I_{D2}})$$

• Thus,
$$\frac{1}{2}\mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2})^2 - I_{SS} = -2\sqrt{I_{D1}I_{D2}}.$$

• Squaring both sides and noting that $4I_{D1}I_{D2} = (I_{D1} + I_{D2})^2 - (I_{D1} - I_{D2})^2$, we arrive at

$$(I_{D1} - I_{D2})^2 = -\frac{1}{4} \left(\mu_n C_{ox} \frac{W}{L} \right)^2 (V_{in1} - V_{in2})^4 + I_{SS} \mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2})^2$$

Basic Diπerential Pair: Large-signal



- As $|V_{in1} V_{in2}|$ increases two managers of the managers $|V_{in2}|$ increases $|V_{in2}|$
- To find the equivalent G_m^{μ} of M_{α}^{μ} and M_{α}^{μ} and M_{α}^{μ} and $V_{in1} - V_{in2}$ as ΔI_D and ΔV_{in} respectively
- It can be shown that

$$\frac{\partial \Delta I_D}{\partial \Delta V_{in}} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \frac{\frac{4I_{SS}}{\mu_n C_{ox} W/L} - 2\Delta V_{in}^2}{\sqrt{\frac{4I_{SS}}{\mu_n C_{ox} W/L} - \Delta V_{in}^2}}$$


Analysis


- For $\Delta V_{in} = 0$, G_m is maximum and equal to $\sqrt{\mu_n C_{ox}(W/L)I_{SS}}$.
- Since $V_{out1} V_{out2} = R_D \Delta I_D = -R_D G_m \Delta V_{in}$, small-signal differential voltage gain in equilibrium condition is

$$|A_v| = \sqrt{\mu_n C_{ox} \frac{W}{L} I_{SS} R_D}$$

- Since $\frac{\sqrt{\mu_n C_{ox}(W/L)I_{SS}}}{\text{carries}}$ of same as g_m , i.e., $|A_v| = g_m R_D$
- Previous result suggests that G_m falls to zero for
- As ΔV_{in} exceeds a limit ΔV_{in1} , one transistor carries the entire I_{ss} , turning off the other
- For this ΔV_{in} , $I_{D1} = I_{SS} \Delta V_{in1} = \sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}}}$ since M_2 is nearly off, thus


Basic Differential Pair: Large-signal Analysis





- For $\Delta V_{in} > \Delta V_{in1}$, M_2 is off and the equation derived for ΔI_D no longer holds [Fig. (a)]
- G_m is maximum for $\Delta V_{in} = 0$ and falls to zero for $\Delta V_{in} = \Delta V_{in1}$ [Fig. (b)]

Basic Differential Pair: Large-signal Analysis



- As W/L increases, ΔV_{in1} decreases, narrowing the input range across which both devices are on [Fig. (b)]
- As I_{ss} increases, both the input range and the output current swing increase [Fig. (c)]
- Intuitively, circuit becomes more linear as I_{ss} increases or W/L decreases


Analysis

- ΔV_{in1} represents the maximum differential input the circuit can "handle"
- ΔV_{in1} can be tied to the overdrive voltage of M_1 and M_2 in equilibrium
- For zero differential input, $I_{D1} = I_{D2} = I_{SS}/2$, yielding

$$(V_{GS} - V_{TH})_{1,2} = \sqrt{\frac{I_{SS}}{\mu_n C_{ox} \frac{W}{L}}}$$


- Thus, ΔV_{in1} is equal to $\sqrt{2}$ times the equilibrium overdrive
- Increasing ΔV_{in1} to improve linearity increases overdrive of M_1 and M_2 , which for a given I_{SS} is achieved only by decreasing W/L and hence g_m , thereby reducing differential gain
- Alternatively, I_{ss} can be increases but with higher power consumption

Basic Diπerential Pair: Small-signal Analysis



- Assume M_1 and M_2 are saturated and apply small-signal inputs V_{in1} and V_{in2}
- The differential gain ($V_{out1} V_{out2}$)/($V_{in1} V_{in2}$) was found to be $\sqrt{\mu_n C_{ox} I_{SS} W/L} R_D$ om large-signal analysis
- Since each transistor carries approximately $I_{ss}/2$ current in the vicinity of equilibrium, this expression reduces to $g_m R_D$
- Assume $R_{D1} = R_{D2} = R_D$, the small-signal analysis is carried out using two methods


Basıc Diπerential Pair: Small-signal Analysis (I)



Method 1: Superposition

- First set $V_{in2} = 0$ and find the effect of V_{in1} at X and Y
- To find V_X , note that M_1 forms a CS stage with a degeneration resistance equal to the impedance looking into the source of M_2 , $R_s = 1/g_{m2}$, neglecting channellength modulation and body effect [Fig. (b)]
- length modulation and hody effect [Fig. (b)] • Then from Fig. (c), $\frac{V_X}{V_{in1}} = \frac{-R_D}{\frac{1}{q_{m1}} + \frac{1}{q_{m2}}}$

Basıc Differentiai Pair: Smail-signal Analysis (I)



Method 1: Superposition

- To find V_Y , we note that M_1 drives M_2 as a source follower and replace V_{in1} and M_1 by a Thevenin equivalent
- Thevenin voltage $V_T = V_{in1}$, and resistance $R_T = 1 l g_{m1}$
- M2 operates as a common-gate stage, with a gain

$$\frac{V_Y}{V_{in1}} = \frac{R_D}{\frac{1}{g_{m2}} + \frac{1}{g_{m1}}}$$

Basic Diπerential Pair: Small-signal Analysis (I)

• From previous analysis, the overall voltage gain for V_{in1} is

$$(V_X - V_Y)|_{\text{Due to }Vin1} = \frac{-2R_D}{\frac{1}{g_{m1}} + \frac{1}{g_{m2}}} V_{in1}$$

• For $g_{m1} = g_{m2} = g_m$, this reduces to

$$(V_X - V_Y)|_{\text{Due to }Vin1} = -g_m R_D V_{in1}$$

• By symmetry, the effect of V_{in2} at X and Y is identical to that of V_{in1} with reverse polarities


$$(V_X - V_Y)|_{\text{Due to }Vin2} = g_m R_D V_{in2}$$

Adding the two results to perform superposition,

$$\frac{(V_X - V_Y)_{tot}}{V_{in1} - V_{in2}} = -g_m R_D$$


• Magnitude of gain is $g_m R_D$ regardless of how inputs are applied, halved for single-ended output

Half-Circuit Lemma/Concept



- D₁ and D₂ represent any three-terminal active device in a symmetric circuit
- Assume V_{in1} and V_{in2} change differentially, from V_0 to V_0 + ΔV_{in} and from V_0 to $V_0 \Delta V_{in}$ respectively
- If the circuit remains linear, V_P does not change (acts as a virtual or ac ground)
- This is referred to as the "half-circuit concept"


Basıc Differential Pair: Small-signal Analysis (II)



- Using the half-circuit concept, V_P experiences no change node P can be considered "ac ground" or virtual ground and the circuit can be decomposed into two separate halves
- We can write $V_X/V_{in1} = -g_m R_D$ and $V_Y/(-V_{in1}) = -g_m R_D$
- V_{in1} and $-V_{in1}$ represent the voltage *change* on each side $(V_X-V_Y)/(2V_{in1})=-g_mR_D$
- Thus, , same result as in Method 1

Half-Circuit Technique


 The half-circuit technique can be applied even if the two inputs are not fully differential



• The unsymmetrical inputs V_{in1} and V_{in2} each can be viewed as the sum of a differential component and a common-mode component, as

$$V_{in1} = \frac{V_{in1} - V_{in2}}{2} + \frac{V_{in1} + V_{in2}}{2}$$
$$V_{in2} = \frac{V_{in2} - V_{in1}}{2} + \frac{V_{in1} + V_{in2}}{2}$$


Half-Circuit Technique



- The circuit can be visualized as shown above
- The circuit senses a combination of a differential input and a common-mode variation
- Effect of each type of input can be computed by superposition, with the half-circuit applied to the differential-mode operation


Half-Circuit Technique: Example

• Unsymmetrical inputs V_{in1} and V_{in2} are superposed as differential [Fig. (a)] and common-mode [Fig. (b)] signals



Half-Circuit Technique: Example

 For differential-mode operation, circuit reduces to Fig. (a)



Thus,


$$V_X = -g_m(R_D||r_{O1}) \frac{V_{in1} - V_{in2}}{2}$$


$$V_Y = -g_m(R_D||r_{O2}) \frac{V_{in2} - V_{in1}}{2}$$

$$V_X - V_Y = -g_m(R_D||r_O)(V_{in1} - V_{in2})$$

Half-Circuit Technique: Example

For common-mode operation, circuit reduces to that in **Fig. (b)**






- If circuit is fully symmetric and I_{ss} is an ideal current source, the currents drawn by M_1 and M_2 from R_{D1} and R_{D2} are exactly equal to $I_{SS}/2$ and independent of $V_{in,CM}$
- V_x and V_y remain equal to $V_{DD} R_D(I_{SS}/2)$ and do not vary with $V_{in.CM}$, therefore, circuit simply amplifies $V_{in1} - V_{in2}$ while eliminating the effect $V_{in,CM}$

Degenerated Differential Pair


 A differential pair can incorporate resistive degeneration to improve linearity [Fig. (a)]



- R_{S1} and R_{S2} soften the nonlinear behavior of M_1 and M_2 by increasing the differential voltage necessary to turn off one side [Fig. (b)]
- Suppose at $V_{in1} V_{in2} = \Delta V_{in2}$, M_2 turns off and $I_{D1} = I_{SS}$, then $V_{GS2} = V_{TH}$ and hence

$$V_{in1} - V_{GS1} - R_S I_{SS} = V_{in2} - V_{TH}$$

Degenerated Differential Pair




$$V_{in1} - V_{in2} = V_{GS1} - V_{TH} + R_S I_{SS}$$

$$= \sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}}} + R_S I_{SS}$$

- First term on RHS is ΔV_{in1} , the input difference needed to turn off M_2 if R_S = 0, giving $\Delta V_{in2} \Delta V_{in1} = R_S I_{SS}$
- Linear input range is widened by approximately $\pm R_s I_{ss}$

Degenerated Differential Pair

 The small-signal voltage gain can be found using the halfcircuit concept



 The half-circuit is simply a degenerated CS stage exhibiting a gain of

$$|A_v| = \frac{R_D}{\frac{1}{q_m} + R_S},$$

if
$$\lambda = y = 0$$

- The degenerated circuit trades gain for linearity
- A_{v} is less sensitive to g_{m} variations

Degenerated Differential Pair


Degeneration resistors consume voltage headroom

• In equilibrium, each resistor sustains a voltage drop of $R_sI_{ss}/2$ and maximum allowable differential swing is reduced by $R_sI_{ss}/2$


 $\begin{array}{c|c}
 & V_{DD} \\
 & R_{D1} & R_{D2} \\
 & X \\
 & M_1 & M_2 \\
 & 2R_S \\
 & 2R_S \\
 & 2R_S
\end{array}$

- This can be resolved by splitting the tail current source in half and connecting each to the source terminal
- No headroom is sacrificed across the degeneration resistance in equilibrium

- In reality, the differential pair is not fully symmetric and the tail current source exhibits a finite output impedance
- A fraction of the input CM variations appear at the output



- First assume that circuit is symmetric but tail current source has a finite output impedance R_{ss} [Fig. (a)]
- Increase in $V_{in,CM}$ causes V_P to increase and both V_X , V_Y to drop, which remain equal due to symmetry [Fig. (b)]




- M_1 and M_2 are "in parallel" and can be reduced to one composite device with twice the width, bias current and transconductance
- "Common-mode gain" of the circuit is $(\lambda = y = 0)$ $A_{v,CM} = \frac{V_{out}}{V_{in,CM}}$

$$A_{v,CM} = \frac{V_{out}}{V_{in,CM}}$$
$$= -\frac{R_D/2}{1/(2g_m) + R_{SS}}$$


 Input CM variations disturb bias points and affect smallsignal gain and output swings

• There is variation in differential output due to change in $V_{in,CM}$ since the circuit is not fully symmetric, i.e., slight mismatches between the two sides



- $R_{D1} = R_D$, $R_{D2} = R_D + \Delta R_D$, where ΔR_D denotes a small mismatch and circuit is otherwise symmetric ($\lambda = y = 0$ for M_1 and M_2)
- M_1 and M_2 operate as one source follower, raising V_P by

$$\Delta V_P = \frac{R_{SS}}{R_{SS} + \frac{1}{2a_m}} \Delta V_{in,CM}$$




- Since M_1 and M_2 are identical, I_{D1} and I_{D2} increase by $[g_m/(1+2g_mR_{SS})]\Delta V_{in,CM}$
- V_x and V_y change by different amounts

$$\Delta V_X = -\Delta V_{in,CM} \frac{g_m}{1 + 2g_m R_{SS}} R_D$$


$$\Delta V_Y = -\Delta V_{in,CM} \frac{g_m}{1 + 2g_m R_{SS}} (R_D + \Delta R_D)$$

 Common-mode change at the input introduces a differential component at the output – common-mode to differential conversion




- Common-mode response depends on output impedance of tail current source and asymmetries in the circuit
- Two effects:
 - Variation of output CM level (in the absence of mismatches)
 - Conversion of input CM variations to output differential components (more severe)

Common-mode to differential conversion



- CM to differential conversions become significant at high frequencies since the total capacitance shunting the tail current source introduces larger tail current variations
- This capacitance is arises from parasitics of the current source and source-bulk junctions of M_1 and M_2
- Asymmetry in the circuit stems from both the load resistors and the input transistors
 - Latter contributes a greater mismatch

Common-Mode Response: Iransistor Mismatch




- M_1 and M_2 exhibit unequal transconductances g_{m1} and g_{m2} due to dimension and VTH mismatches (assume $\lambda = y = 0$)
- Calculate small-signal gain from $V_{in,CM}$ to X and Y [Fig. (b)]

$$I_{D1} = g_{m1}(V_{in,CM} - V_P)$$

$$I_{D2} = g_{m2}(V_{in,CM} - V_P)$$

 $(I_{D1} + I_{D2})R_{SS} = V_P$

Common-Mode Response: Iransistor Mismatch



$$V_P = \frac{(g_{m1} + g_{m2})R_{SS}}{(g_{m1} + g_{m2})R_{SS} + 1} V_{in,CM}$$


We now obtain the output voltages as

$$\begin{array}{lcl} V_X & = & -g_{m1}(V_{in,CM} - V_P)R_D & V_Y & = & -g_{m2}(V_{in,CM} - V_P)R_D \\ & = & \frac{-g_{m1}}{(g_{m1} + g_{m2})R_{SS} + 1}R_DV_{in,CM} & = & \frac{-g_{m2}}{(g_{m1} + g_{m2})R_{SS} + 1}R_DV_{in,CM} \end{array}$$

The differential component at the output is

$$V_X - V_Y = -\frac{g_{m1} - g_{m2}}{(g_{m1} + g_{m2})R_{SS} + 1} R_D V_{in,CM}$$

Common-Mode Response: Iransistor Mismatch



 The circuit converts input CM variations to a differential error by a factor of

$$A_{CM-DM} = -\frac{\Delta g_m R_D}{(g_{m1} + g_{m2})R_{SS} + 1}$$

• A_{CM-DM} denotes common-mode to differential-mode conversion and $\Delta g_m = g_{m1} - g_{m2}$

Common-Mode Response

 Common-mode rejection ratio (CMRR) is defined as the desired gain divided by undesired gain

$$CMRR = \left| \frac{A_{DM}}{A_{CM-DM}} \right|$$

• If only g_m mismatch is considered, it can be shown that

$$|A_{DM}| = \frac{R_D g_{m1} + g_{m2} + 4g_{m1}g_{m2}R_{SS}}{1 + (g_{m1} + g_{m2})R_{SS}}.$$


Hence,

$$CMRR = \frac{g_{m1} + g_{m2} + 4g_{m1}g_{m2}R_{SS}}{2\Delta g_m}$$

$$\approx \frac{g_m}{\Delta g_m}(1 + 2g_m R_{SS}),$$

- g_m denotes the mean value, i.e., $g_m = (g_{m1} + g_{m2})/2$
- $2g_mR_{ss} >> 1$ and hence $CMRR \approx 2g_m^2R_{SS}/\Delta g_m$

 Differential pairs can employ diode-connected [Fig. (a)] or current-source loads [Fig. (b)]




For Fig. (a), small-signal differential gain is

$$A_v = -g_{mN} \left(g_{mP}^{-1} || r_{ON} || r_{OP} \right)$$

$$\approx -\frac{g_{mN}}{g_{mP}},$$

N and P subscripts denote NMOS and PMOS respectively




• Expressing g_{mN} and g_{mP} in terms of device dimensions,


$$A_v \approx -\sqrt{\frac{\mu_n(W/L)_N}{\mu_p(W/L)_P}}$$

For current-source loads [Fig. (b)], the gain is

$$A_v = -g_{mN}(r_{ON}||r_{OP})$$


- Diode-connected loads consume voltage headroom and create trade-off between output voltage swing, input CM range and gain
- For higher gain, $(W/L)_P$ must decrease, thereby increasing $|V_{GS} V_{THP}|$ and lowering output CM level
- Solved by adding PMOS current sources M_5 and M_6 to supply part of input pair bias current [Fig. (a)]





- In Fig. (a), g_m of load devices M_3 and M_4 is lowered by reducing their current instead of $(W/L)_P$
- For $I_{D5} = I_{D6} = 0.8I_{D1} = 0.8I_{D2}$, I_{D3} and I_{D4} are reduced by a factor of 5
- For a given overdrive, g_{mP} is lowered by the same factor
- Differential gain is five times that of the case without auxiliary PMOS current sources (if $\lambda = 0$)


 Since diode-connected loads limit output swings, loads are realized by resistors



- Maximum voltage at each output node is V_{DD} $|V_{GS3,4} V_{TH3,4}|$ instead of V_{DD} $|V_{TH3,4}|$ for diode-connected loads
- For a given output CM level and 80% auxiliary currents,
 RD can be five times larger, yielding a voltage gain of

$$|A_v| = g_{mN}(R_D||r_{ON}||r_{OP})$$

Cascode Differential Pair




- Small-signal voltage gain can be increased by increasing output impedance of both NMOS and PMOS devices via cascoding [Fig. (a)], but at the cost of less headroom
- The gain is calculated using the half-circuit technique [Fig. (b)]

$$|A_v| \approx g_{m1}[(g_{m3}r_{O3}r_{O1})||(g_{m5}r_{O5}r_{O7})]$$


Differential pair whose gain is controlled by a control

voltage [Fig. (a)]




- In Fig.(a), the control voltage Vcont controls the tail current and hence the gain
- Here, $A_v = V_{out}/V_{in}$ varies from zero (if $I_{D3} = 0$)to a maximum value given by voltage headroom limitations and device dimensions
- Simple example of Variable Gain Amplifier (VGA)


 An amplifier is sought whose gain can be continuously varied from a negative to a positive value



- Fig. (b) shows two differential pairs that amplify the input by opposite gains
- Here, $V_{out1}/V_{in} = -g_m R_D$ and $V_{out2}/V_{in} = +g_m R_D$
- If I_1 and I_2 vary in opposite directions, so do $|V_{out1}/V_{in}|$ and $|V_{out2}/V_{in}|$



- V_{out1} and V_{out2} are combined into a single output as shown in Fig. (a)
- The two voltages are summed, producing $V_{out} = V_{out1} + V_{out2} = A_1V_{in} + A_2V_{in}$, where A_1 and A_2 are controlled by V_{cont1} and V_{cont2} respectively
- Actual implementation shown in Fig. (b) where drain terminals are shorted to sum the currents and generate the output voltage



- V_{out1} and V_{out2} must change I_1 and I_2 in opposite directions so that the amplifier gain changes monotonically
- This is done using a differential pair, as shown in Fig. (c)
- For large $|V_{cont1} V_{cont2}|$, all of I_{SS} is steered to one of the top differential pairs and $|V_{out}/V_{in}|$ is maximum
- If $V_{cont1} = V_{cont2}$, the gain is zero
- Simplified structure in Fig.(d), called a "Gilbert Cell"



