
FPGA DESIGN FLOW More Description Language.



FEW TERMINOLOGIES

- 1. Design entily La HDL
- 2. Logic Simulation
 - Ly functional Verification of the design.
 - La We use the design file and the test bench file
- 3. Logic Synthesis
 Ly Generation of netlist

4. Timing Verification

L) Confirming that
the yabricated, integrated circuit
will operate at a specified
Speed.

5. Faut Simulation

Jan ideal circuit with the behavior of the Circuit that Contains a process-induced flaw.




Verilog Code Syntax

VHOL

Ly VHSICHOL

Verilog



@ Module decleration.

(b) Venlog Posts.

- 1. Input post of unidirectional
- 3. inout port > Bldirectional.

Port decleration

module example (a, b, y); imput a, b; ? > Post decleration.

endmodule

@ Types of Verilog Styles.

- 1. Data Flow Style
 - 2. Behavioral Style.
 - 3. Structured Style.
 - 4. Mixed Style.

Note: Verlog code is case Sensitive.

(d) Venlog Primitives. Verilog Provides a standard

Bet of Primitives, Such as

* nand

L. These orre also | Called as built-in Primitives. ON System Psimitives

Note

Verilog provides the ability to define User- Defined Primitives (UDP)

Crowit to demonstrate HDL


and (y, a, b);

1- always output Post should be put first followed by the respective inputs.

equal to

and <u>G1</u> (y, a, b);

and G2 (y, a, b, c);



// Verilog model for Simple Circuit

module Simple-Circuit (A,B,C,D,E);

imput A, B, C; ?
Output D, E; } -> Post declerations
Nike W1;

and G1 (W1, A, B);
not G2 (E, C);
Oh G3 (D, W1, E);

endmodule

Note:

Please be clear with the terms instantiation and decleration.

Himescale 1ms/100ps

Compiler directive.

When a HDL model is Simulated, It is sometime necessary to specify the amount of delay from the input to the output of its gates.

In Verilog Propagation delay of a gate is specified in terms of time units and by the Symbol #.

Structural Style using Primitives

The number associated with the time delays in verilog are elimensionless. The association of a time unit with physical time is made with the timescale Compiler directive.

Gate-level model with propagation olelay.

Imput ABIC; Output DIE;

Wire WI > Gate delay

and (#30) G1 (W1/A) B); not # 10 G2 (E, c); #20 G3 (D, N1, E);

endmodule.

Compiler Directive.

timescale ms/100ps.

timescale Kref-time_unit >/ Ktime Precision>

suprior recor riversial It is just a Test Bench code: module Simple circuit_lb;

(reg) A,B,C;

Wine DIE;

Simple_ arcuit TI (A1B,C,D,E); } Design under initial - Initial block.

begin

A=1/60; B=1/60; C=1/60; Module Simple_Circuit (A,B,C,D,E) #10 A=1'b0; B=1'b0; C=1'b1; #,10) A = 1'60; B = 1'61; C= 1'60; to delay

endmodule

Note: 1

- block is a mon-synthesizable * Initial block
- * Initial block executes only Once
- * The initial block starts the execution at time kero.
- Printial blocks are Sequential.

Note:2

It I have mentiple * Steatments, I should enclose them between a begin and "end' statments.

Wenh'cation

User Defined Primitives (UDP)

The user can create additional Primitives by defining them in tabular form. These type of Circuits are referred as user clefined Primitives.

General Rules:

- 1. It is declared with the Keyword primitive to llowed by the name and postlist.
- 2. There can be only one output, and it must be listed first In the post list and declared with the Keyword Output.
- 3. There can be any number of impute The order in which they are listed in the input decleration imput A, B, C; must confirm to the order in Which they one given Values in the table that follows.
- 4. The truth table is enclosed within the Keywords table and endtable

- 5. The values of the inputs are listed in order, ending with a colon (:) The output is always the last entry in a row and is followed by a semicolon (;)
- 6. The decleration of a UDP ends with the keyword endpointive.

Example

Write an UDP for the function. f(A,B,C) = 2(0,2,4,6,7);


/ vonlog code for upprexample

Primitive UDP_02467 (D, A, B, C); output D;

table

000:1; 001:0; 010: 011:0 100:1; 101:0; 110;1; 111:13

endtable endprimitive Eg: Write the Verilog code for -the circuit given below.



Solution

modele designa (A,B,C,D,E,F);

imput A,B,C,D;

Output E,F;

UDP_02467 UI(E,A,B,C);

and

U2(F,E,D);

And

endmodule

Eg: Write a verilog Code for the given boolean expression

$$\begin{array}{lll}
\mathcal{D} = & AB + \overline{C} \\
E = & \overline{C}
\end{array}$$

Verilog Operators

Logical operators.

! (logical negation)

12 (logical and)

11 (logical or)

Bit-wise operators

N (negation)

(and)

(Or)

n (exam)

No or NA (xnow)

Dalārflow Style Venlog Coding

module sample (A,B,C,D,E);
imput A,B,C;
Output D,E;

assign D = (A RPB) | 11 (|c);assign E = |c;

endmodule