Memory

A memory unit is a device to which binary information is transferred for storage and from which information is retrieved when needed for processing.

Two types of Memories

Ro

(random - accus memory)

Ront Cread-only memory)

Memory Write operation:

The process of storing new enformation into memory is referred to as a memory write. operation.

Memory Read operation:

The process of transferring the stored information;
out of memory is referred to eas a memory read
operation.

* RAM can perform both write and read operation

* ROM can perform only read operation

(The ROM is programmed only once)

RANDOM ACCESS MEMORY

The architecture of memory is such that imformation can be selectively retrieved from any of its internal locations. The time it takes to transfer information to or from any desired handom location is always the same - hence the name random - access memory.

words & Byles.

(Pg-2)

*

A memory unit stores binary information group of bits called words.

* A group of 8 bits is called a byte.

* A 16 bit word contains two bytes.

* A 32 bit word is made up of your bytes.

The capacity of a memory unit is usually stated as the total number of bylis that the unit can store.

Memory unit

Orddress Memory
read Unit
White.

40

address lines

Memory unit

Read

Nords

n bit per word.

Mala autput lines

* Each Word in the memory is assigned an identification number, realled an address starting from 0 up to $2^{k}-1$.

Fg: 1

* If the memory unit has 10 bit address line, how many locations can it have.?

Many locations = 1024 locations.

If a memory unit has 10 loit address line, with each address location capable of storing 1 byte (8 bits), what is the ceapacity of the memory

Jhe capacity of y = 2 bytes

the memory = 1024 bytes

= 1 k bytes

= 1 k bytes of memory.

1K & 1024.

£q:2

A 64K × 10 memory will have how many address lines and howmen many bits in each address location?

* Hence 16 bet address line will have 10 bits.

An example of 1K × 16 memory is shown below -

* It has 10 hits in the address and 16 bits in each word.

Memory A	ddress	
Binary	Decimal	Memory Content
0000000000 0000000000	0 1	[11 1 1 1 1 1 1 1 1 1
00000000000	2	0000111100001111
•	•	
•		
	: 1023	1100 11 00 11 001100

Contents of a 1024 × 16 memory

The number of bili in the address is determined from the helattonship $3^k \ge m$, where m is the total number of words and k is the number of address bits needed to satisfy the relationship.

Fg

Consider k = 10 and m = 10.34

$$2^{10} \ge 4 \text{ word}$$
 $\frac{1024}{1024} = 1$

1 word = 16 bits

5 Each adeless location will have 16

Write & Read operations

The two operations—that RAM can perform are the write and read operations.

The steps that must be taken for the peupose of transfering a new word to be stored ento memory - white operation.

- 1. Apply the binary address of the desired word to the address lines.
- 2. Apply the data bits that must be stored in memory to the data input lines.
 - 3. Activate the write input.

The memory unit will then take the bits from the word the ciput data lines and store them in the word specified by the address lines.

The steps for transferring a stored word out of memory -> Read operation

- 1. Apply the benary address of the destreal word to the address lines.
- 2. Activate the read input.



Control Inputs to Memory Chip.

Memory Enable Read/write Memory Operation.

None

None

Read operation

Lead operation.

Timing Waveforms:

(b) Memory write Cycle
(b) Memory Read Cycle

* Assume a CPU operates with a clock frequency of 50 MHz, giving a period of 20 ms for one clock cycu.


f = 50 MHz $T = \frac{1}{50} = 20 \text{ ns}$

Assumption:


The CPU Communication with a memory whose access time and cyclo time do not exceed 50 ns.

Meaning

The Write cycle terminates the storage of the selected word within 50-ns interval and the read cycle provides the output data of the selected word within 50 ms on less.



Scanned by CamScanner



* It is declared with a keyword 'leg', using a two-dimentional array.

I the first rumber specifics the number of in the word. bits and the second number specifics the memory. The number of words in the memory.

reg [15:0] memuord [0:1023];

[b bit 910 pocations.

=> 1,024 Words with 16 bits per word.

HDL Model for a memory given > mumory 6 dala out Solutions Memory bize is
64 words of four
bits each. Address = 6 bit $2^{6} = 64$ (locations) Each location will have 4 bits. Verilog Code (Behavioural Style) module memory (Enable, Readwrite, Dalain, Dalaout, Adolrers); input Enable, Readwrite; imput [3:0] Dalāin;

Output [3:0] Dala out;

[5:0] Address; [3:0] dala out; heg [8:0] mem [0:63] always @ (Enable or Readwiste) mem [Address]; // Read = Dala in ; men [Addres] else 11 High Impedance State Dalarout = 4 bz; endmodule

Error Detection & Correction.

* The dynamic physical interaction of the electrical Signals affecting the data path of a memory unit may cause occasional errors in Storing and retrieving the binary information.

* The reliability of a memory unit may be improved by employing error detecting and errorCorrecting Codes.

The most common error detection Scheme is the parily bit.

Errox Detection:

A parity bit is generated and stored along with the data word in the memory. The parity of the word is checked after reading it from memory. The data word is accepted if the parity of the bits read out is correct telre an exact is detected.


Escox Correction

When the word is read back from memory, the associated parity bits are also read from memory and compared with a new set of theek bits generated from the date that have been read.

If the check bits are correct, no error has occured. If the check bits do not matchithe stored parity, they generate a unique pattern, called a symptome, that can be used to identify the bit that is in error.

* One of the most Common crox-Correcting Codes used in RAM's is the Hamming Code.

In the Hamming Code, k parity bits are added to an n-bit data word to form a new word of n+k bits.



0 0

Pg no 32 - 33. 1. (b) pg no 10, 11 and 12 2(a) -> py no-49 2. (b) -> Pg 20-43. J. (c) Py no 52. We have to Calculate the Check bits 9 = XOR & bils (1, 3, 5, 7, 9, 11) = 0 C2 = XOR of bits (2/3/6/4/10/11) = 0 CA = XOR of bils (4,5,6,7,12) = 0 Ca = XOR of bits (8,9,10,11,12) 1 2 3 4 5 6 7 8 9 10 11 Bit positions: . 0 0 1 1 1 0 0 1 0 1 0 Case 1 101110010100 (Enov in bit 1) 0011100100 Case 2 Case 3: в'n bit 5) CB C4 C2 0 For no enox: For error with : 0 0 For error with : D 10 bit 5