



3-bit asynchronous counter using IC 74762 - [MOD-8]





State diagrams



Truth-table :-

Cp	Qc	Qb	Qa
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

DOWN-COUNTING:- [MOD-8]



Truth-table


Cp	Qc	Qb	Qa
0	1	1	1
1	1	1	0
2	1	0	1
3	1	0	0
4	0	1	1
5	0	1	0
6	0	0	1
7	0	0	0

mod-n counters :- [UP-counting]

3

i) mod-6 counter


State diagram




Truth-table

Q_C	Q_B	Q_A	C_P
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5

1 1 0 → Invalid state



mod-4 counter :-




Truth-table

Q_C	Q_B	Q_A	C_P
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3

Q_C Q_B Q_A
1 0 0 \rightarrow invalid state

HI Mod-4 up counter




mod-n counter :- [Down-counting]

(i) mod-7 counter :- Invalid state :- 111

The data sequence should start from 110 & should count down to 000.

$110 \rightarrow 101 \rightarrow 100 \rightarrow 011 \rightarrow 010 \rightarrow 001 \rightarrow 000 \rightarrow 110$

Mod-7 down counter



mod-4 counter :-

Invalid state is from 100 to 111.

Then sequence is $\overset{CBA}{011} \rightarrow 010 \rightarrow 001 \rightarrow 000 \rightarrow 011$

