# #100 DAYS OF RTL

https://github.com/Bhuvan-2602

www.LinkedIn.com/bhuvan-p-4825a9358

## **Description:**

A 4-bit Comparator compares two 4-bit binary numbers a and b, and outputs three flags:

- a\_gt\_b Indicates if A is greater than B
- a\_lt\_b Indicates if A is less than B
- a\_eq\_b Indicates if A is equal to B

### **Objective:**

Learn to perform binary comparisons using relational operators and generate status flags accordingly.

## Inputs:

- a: 4-bit binary input
- b: 4-bit binary input

## **Outputs:**

- a\_gt\_b: High if A > B
- a eq b: High if A == B
- a\_lt\_b: High if A < B

## **Design Approach:**

- Use Verilog's built-in relational operators (>, <, ==) to compare two 4-bit inputs.
- Each result is assigned to a separate output flag.

## **Verilog Code:**

```
module fb_comp(
input [3:0] a,
input [3:0] b,
output a_gt_b,
```

```
output a_lt_b,
output a_eq_b
);
assign a_gt_b = (a > b);
assign a_eq_b = (a == b);
assign a_lt_b = (a < b);
endmodule</pre>
```


#### **Testbench:**

```
module fb_comp_tb;
  reg [3:0] a, b;
  wire a_gt_b, a_lt_b, a_eq_b;

fb_comp dut (a, b, a_gt_b, a_lt_b, a_eq_b);

initial begin
  #10
  a = 4'b0110; b = 4'b0011; // A > B
  #10;
  a = 4'b0110; b = 4'b0110; // A == B
  #10;
  a = 4'b0110; b = 4'b1011; // A < B
  #10;
  sfinish();
  end
endmodule</pre>
```

#### Waveform:



## **Schematic:**

