

#100 DAYS OF RTL

<https://github.com/Bhuvan-2602>

[www.Linkedin.com/bhuvan-p-4825a9358](https://www.linkedin.com/in/bhuvan-p-4825a9358)

Description:

A **Full Adder** is a digital circuit that adds three binary inputs (A, B, and Cin) and produces two outputs: **Sum** and **Carry-out** (Cout). It is a fundamental building block for multi-bit binary addition in arithmetic logic units (ALUs).

Objective:

- Understand how to combine logic gates to perform binary addition.
- Learn to implement and simulate combinational circuits using Verilog.

Inputs:

- a: 1-bit binary input
- b: 1-bit binary input
- cin: 1-bit Carry input

Outputs:

- sum: 1-bit output representing $(a \oplus b \oplus cin)$
- cout: 1-bit output representing $(a \& b \& c)$

Design Approach:

The Full Adder computes the sum and carry-out of three 1-bit inputs: A, B, and Cin.

- Sum is calculated as: $A \oplus B \oplus Cin$
- Cout is generated when at least two inputs are high:
 $Cout = (A \& B) \mid (B \& Cin) \mid (Cin \& A)$

This is a pure combinational logic design using XOR, AND, and OR gates.


Verilog Code:

```
module full_add(  
    input a,  
    input b,  
    input cin,  
    output sum,  
    output cout  
);  
    assign sum = a^b^cin;  
    assign cout = (a & b)|(b & cin)|(cin & a);  
endmodule
```

Testbench:

```
module full_add_tb;  
    reg a,b,cin;  
    wire sum,cout;  
    full_add dut (a,b,cin,sum,cout);  
    initial begin  
        #10; a=1'b0; b=1'b0; cin=1'b0;  
        #10; a=1'b0; b=1'b0; cin=1'b1;  
        #10; a=1'b0; b=1'b1; cin=1'b0;  
        #10; a=1'b0; b=1'b1; cin=1'b1;  
        #10; a=1'b1; b=1'b0; cin=1'b0;  
        #10; a=1'b1; b=1'b0; cin=1'b1;  
        #10; a=1'b1; b=1'b1; cin=1'b0;  
        #10; a=1'b1; b=1'b1; cin=1'b1;  
    end  
endmodule
```

Waveform:



Schematic:

