## README

#### AI23BTECH11013, AI23BTECH11015

### 1 Introduction

The Lab7 assignment allows you to execute RISC-V instructions, manage register values, perform memory addressing, implement stack operations, and simulate cache behavior.

#### 2 Contents of this Folder

The compressed folder Lab7\_AI23BTECH11013\_AI23BTECH11015.zip contains the following files:

- 1. Main.c: Contains the C code for executing functions and providing the interface for commands such as load, run, cache\_sim status, etc.
- 2. lab7\_AI\_13\_15.c: Contains the C code for all the functions defined in lab7\_AI\_13\_15.h, used to implement RISC-V instructions and cache simulation.
- 3. lab7\_AI\_13\_15.h: Defines all functions used in lab7\_AI\_13\_15.c.
- 4. Makefile: A Makefile that compiles the C code and generates an executable named riscv\_sim.
- 5. README: Provides information about the folder and usage instructions.
- report.pdf: Contains a summary of the project and describes the approach used for implementation.

# 3 Deployment

To deploy this project, follow the steps below:

- 1. Download the Lab7\_AI23BTECH11013\_AI23BTECH11015.zip file.
- 2. Extract the contents into a directory of your choice.
- 3. Prepare an input file with proper RISC-V instructions, ensuring correct syntax.
- 4. Open a terminal and navigate to the extracted folder:

cd Lab7\_AI23BTECH11013\_AI23BTECH11015

5. Compile the code using the Makefile:

make

6. Run the executable:

./riscv\_sim

7. Load the input file:

#### load <filename>

(Replace <filename> with the name of your input file.)

8. Execute the full code:

run

9. View the register values:

regs

10. View memory and stored values:

mem <address> <count>

11. Execute one instruction step-by-step:

step

12. Display the current stack:

show-stack

13. Add a breakpoint:

break <line>

14. Delete an existing breakpoint:

del break <line>

15. Enable cache and provide config.txt containing cache attributes:

cache\_sim enable config.txt

16. Disable cache:

cache\_sim disable

17. View cache status and attributes:

cache\_sim status

18. Invalidate all entries in the cache:

cache\_sim invalidate

19. Display all entries in the cache:

cache\_sim dump filename.txt

20. Print cache statistics for the executing code:

cache\_sim stats