

MODULE 4: ARITHMETIC OPERATIONS

- Numbers, Arithmetic Operations And Characters
- Addition and subtraction of signed numbers
- Fast Adders
- Multiplication
- Division

NUMBERS, ARITHMETIC OPERATIONS AND CHARACTERS

Computer stores information in binary form 0s and 1s. Information are stored in **bits** – binary digits . Common way to represent characters and numbers in a computer is in the form of string of bits.

NUMBER REPRESENTATION

- Numbers can be represented in 3 formats:

- 1) Sign and magnitude
- 2) 1's complement
- 3) 2's complement

- In all three formats, MSB=0 for +ve numbers & MSB=1 for -ve numbers.
- Positive number have the same representation in all 2 systems, but representation of –ve number varies.
- In **sign-and-magnitude system**,
negative value is obtained by changing the MSB from 0 to 1 of the corresponding positive value.
For ex, +5 is represented by 0101 &
-5 is represented by 1101.
- In **1's complement system**,
negative values are obtained by complementing each bit of the corresponding positive number.
For ex, -5 is obtained by complementing each bit in 0101 to yield 1010.
- In **2's complement system**,
Negative values are obtained by complementing each bit and then adding 1 to complemented value.
For ex, -5 is obtained by complementing each bit in 0101 & then adding 1 to yield 1011. 2's complement system yields the most efficient way to carry out addition/subtraction operations.

B $b_3 b_2 b_1 b_0$	Values represented		
	Sign and magnitude	1's complement	2's complement
0 1 1 1	+7	+7	+7
0 1 1 0	+6	+6	+6
0 1 0 1	+5	+5	+5
0 1 0 0	+4	+4	+4
0 0 1 1	+3	+3	+3
0 0 1 0	+2	+2	+2
0 0 0 1	+1	+1	+1
0 0 0 0	+0	+0	+0
1 0 0 0	-0	-7	-8
1 0 0 1	-1	-6	-7
1 0 1 0	-2	-5	-6
1 0 1 1	-3	-4	-5
1 1 0 0	-4	-3	-4
1 1 0 1	-5	-2	-3
1 1 1 0	-6	-1	-2
1 1 1 1	-7	-0	-1

Figure 1.3 Binary, signed-integer representations.

ADDITION OF POSITIVE NUMBERS

- Consider adding two 1-bit numbers.
- The sum of 1 & 1 requires the 2-bit vector 10 to represent the value 2. We say that sum is 0 and the carry-out is 1.

$$\begin{array}{r}
 0 \\
 + 0 \\
 \hline
 0
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 + 0 \\
 \hline
 1
 \end{array}
 \quad
 \begin{array}{r}
 0 \\
 + 1 \\
 \hline
 1
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 + 1 \\
 \hline
 10
 \end{array}$$

↑
 Carry-out

Figure 2.2 Addition of 1-bit numbers.

ADDITION & SUBTRACTION OF SIGNED NUMBERS

2's complement system is most efficient method for performing addition and subtraction operations.

- Following are the two rules for addition and subtraction of n-bit signed numbers using the 2's complement representation system .

Rule 1:

- **To Add** two numbers, add their n-bits and **ignore the carry-out signal** from the MSB position.
- Result is correct, if it lies in the range -2^{n-1} to $+2^{n-1}-1$.

Rule 2:

- **To Subtract** two numbers X and Y (that is to perform $X-Y$), take the 2's complement of Y and then add it to X as in rule 1.
- Result is correct, if it lies in the range (-2^{n-1}) to $+(2^{n-1}-1)$.

- When the result of an arithmetic operation is outside the representable-range, an arithmetic **overflow** is said to occur.
- To represent a signed in 2's complement form using a larger number of bits, repeat the sign bit as many times as needed to the left. This operation is called **sign extension**.

OVERFLOW IN INTEGER ARITHMETIC

- When result of an arithmetic operation is outside the representable-range, an **arithmetic overflow** is said to occur.
 - For example: If we add two numbers +7 and +4, then the output sum S is 1011(+0111+0100), which is the code for -5, an incorrect result.
- An **overflow occurs in following 2 cases**
 - 1) Overflow can occur only when adding two numbers that have the same sign, but the result has the other sign. (Eg – overflow occurs when, Adding of 2 +ve numbers, gives –ve number as result).
 - 2) When result of an arithmetic operation is outside the representable-range, an **overflow** is said to occur.
 - 3) The carry-out signal from the sign-bit position is not a sufficient indicator of overflow.

- A cascaded connection of n full-adder blocks can be used to add 2-bit numbers.
- Each stage of addition takes two bits to be added along with the carry-in bit.
- Since carries must propagate (or ripple) through cascade, the configuration is called an n -bit ripple carry adder.
- C_i is the carry-in bit to the i th stage, which produces the sum S_i and an carry-out bit C_{i+1}

$$\begin{aligned}s_i &= \overline{x_i} \overline{y_i} c_i + \overline{x_i} y_i \overline{c_i} + x_i \overline{y_i} \overline{c_i} + x_i y_i c_i = x_i \oplus y_i \oplus c_i \\ c_{i+1} &= y_i c_i + x_i \overline{c_i} + x_i y_i\end{aligned}$$


Example:

$$\begin{array}{r} X \\ + Y \\ \hline Z \end{array} = \begin{array}{r} 7 \\ + 6 \\ \hline 13 \end{array} = \begin{array}{ccccccc} & 0 & 1 & 1 & 1 & 0 & 0 \\ + & 0 & 0 & 1 & 1 & 1 & 0 \\ \hline 1 & 1 & 0 & 0 & 1 & 0 & 0 \end{array}$$


Legend for stage i

The legend shows a rectangular box representing a stage in the ripple-carry adder. Two inputs, x_i and y_i , enter the box from the top. A carry-in c_i enters from the right. A carry-out c_{i+1} exits from the left. The sum output s_i exits from the bottom.

Circuits for S_i and C_{i+1} can be represented as -



The above circuit is to add two one bits. A number of such circuits are cascaded to add two 'n' bit numbers X and Y. Such a cascaded circuit where carry bit ripples from one FA to another is called a "n bit ripple – carry adder".



To add k such n – bit numbers, the below circuit can be used -




Figure 9.2 Logic for addition of binary numbers.

ADDITION/SUBTRACTION LOGIC UNIT

- The n -bit adder can be used to add 2's complement numbers X and Y .
- **Overflow** can only occur when the signs of the 2 operands are the same.

$$\text{Overflow} = x_{n-1} y_{n-1} S_{n-1} + x_{n-1} \bar{y}_{n-1} \bar{S}_{n-1}$$
- In order to perform the subtraction operation $X-Y$ on 2's complement numbers X and Y ; we form the 2's complement of Y and add it to X .
- Addition or subtraction operation is done based on value applied to the **Add/Sub input control-line**.
- Control-line=0 for addition, so that Y value is unchanged and is sent as one of the adder inputs.
- Control-line=1 for subtraction, the Y value is complemented. Carry bit is also set to '1' so as to add '1' to the first bit to find the 2's complement of Y .




Figure 9.3 Binary addition/subtraction logic circuit.

DESIGN OF FAST ADDERS

• **Drawback of ripple carry adder:** Delay occurs in n-bit ripple carry adder structure. The delay depends on number of gates used in the path from inputs to outputs and also on the electronic technology used in the adders. If the adder is used to implement the addition/subtraction, all sum bits are available in $2n$ gate delays.

• Two approaches can be used to reduce delay in adders:

- 1) Use the fastest possible electronic-technology in implementing the ripple-carry design, use of carry-Look ahead addition.
- 2) Use an augmented logic-gate network structure.

CARRY-LOOKAHEAD ADDITIONS (CLA)

During addition, bits of two operands can be added instantly, but problem is with the carry bit. The previous carry-bit (carry-in bit) is required for operation of i th stage.

In carry-look ahead addition, the operation can take place simultaneously in any stage, once the C_0 (carry bit of 1st stage) is known.

• The logic expression for s_i (sum) and c_{i+1} (carry-out) of stage i are

$$s_i = x_i \oplus y_i \oplus c_i \text{ -----(1)}$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i \text{ -----(2)}$$

- Factoring (2), gives

$$C_{i+1} = x_i y_i + (x_i + y_i) c_i$$

Can be written as, $C_{i+1} = G_i + P_i C_i$

where $G_i = x_i y_i$ and $P_i = x_i + y_i$

- The expressions G_i and P_i are called **generate and propagate functions** respectively.
- If $G_i = 1$, then $C_{i+1} = 1$, independent of the input carry c_i . This occurs when both x_i and y_i are 1. Propagate function means that an input-carry will produce an output-carry when either $x_i = 1$ or $y_i = 1$.
- All G_i and P_i functions can be formed independently and in parallel in one logic-gate delay.
- Consider the design of a 4-bit adder. The carries can be implemented as,

$$c_1 = G_0 + P_0 c_0$$

$$c_2 = G_1 + P_1 G_0 + P_1 P_0 c_0$$


$$c_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 c_0$$

$$c_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 c_0$$
- Expanding c_i terms of $i-1$ subscripted variables and substituting into the c_{i+1} expression, we obtain


$$C_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \dots + P_i G_0 + P_i P_{i-1} \dots P_0 c_0$$

Conclusion: Delay through the adder is 3 gate delays for all carry-bits & 4 gate delays for all sum-bits.

- The carries are implemented in the block labeled carry-lookahead logic. An adder implemented in this form is called a **Carry-Lookahead Adder**.
- Limitation: If we try to extend the carry-lookahead adder for longer operands, we run into a problem of gate fan-in constraints.



(a) Bit-stage cell



(b) 4-bit adder
Figure 9.4 A 4-bit carry-lookahead adder.

HIGHER-LEVEL GENERATE & PROPAGATE FUNCTIONS

- 16-bit adder can be built from four 4-bit adder blocks, as shown below.
- These blocks provide new output functions defined as G_k^I and P_k^I , where $k=0$ for the first 4-bit block, $k=1$ for the second 4-bit block and so on.
- In the first block,

$$P_0^I = P_3P_2P_1P_0$$

$$\& G_0^I = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0$$
- The first-level G_i and P_i functions determine whether bit stage i generates or propagates a carry, and the second level G_k and P_k functions determine whether block k generates or propagates a carry.
- Carry c_{16} is formed by one of the carry-lookahead circuits as $c_{16} = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0c_0$
- Conclusion: All carries are available 5 gate delays after X , Y and c_0 are applied as inputs.




Figure 9.5 A 16-bit carry-lookahead adder built from 4-bit adders (see Figure 9.4b).

MULTIPLICATION OF POSITIVE NUMBERS


The product of two n – bit numbers is $2n$ digits, ie. the product of two 4 – bit numbers is 8 – bits.

$$\begin{array}{r}
 \begin{array}{r}
 1\ 1\ 0\ 1 \\
 \times 1\ 0\ 1\ 1 \\
 \hline
 1\ 1\ 0\ 1 \\
 0\ 0\ 0\ 0 \\
 1\ 1\ 0\ 1 \\
 \hline
 1\ 0\ 0\ 0\ 1\ 1\ 1\ 1
 \end{array}
 \end{array}$$

(13) Multiplicand M
(11) Multiplier Q
(143) Product P


(a) Manual multiplication algorithm

The above method can be implemented as shown below, here m_0, m_1, m_2, m_3 are the multiplicands, q_0, q_1, q_2, q_3 are the multipliers, PP_0, PP_1, PP_2, PP_3 are the partial products and



$p_0, p_1, p_2, p_3, p_4, p_5, p_6, p_7$ are the partial products.

The
that
bit as



(b) Array implementation


Figure 9.6 Array multiplication of unsigned binary operands.


square box represents a single cell implements partial product for one shown:

- The main component in each cell is a full adder(FA)..
- The AND gate in each cell determines whether a multiplicand bit m_j , is added to the incoming partial- product bit, based on the value of the multiplier bit q_i (Figure9.6).

SEQUENTIAL CIRCUIT BINARY MULTIPLIER

- The simplest method to perform multiplication is to use the adder circuitry in the ALU for a number of sequential steps.
- Registers A and Q combined hold PPi(partial product) while the multiplier bit q_i generates the signal Add/Noadd.
- The carry-out from the adder is stored in flip-flop C (Figure 9.7).
- Procedure for multiplication:
 - 1) Multiplier is loaded into register Q, Multiplicand is loaded into register M and C & A are cleared to 0.
 - 2) If $q_0=1$, add M to A and store sum in A. Then C, A and Q are shifted right one bit-position. If $q_0=0$, no addition performed and C, A & Q are shifted right one bit-position.
 - 3) Repeat step 2 for n cycles (where n is the number of bits in operand), the high-order half of the product is held in register A and the low-order half is held in register Q.





(b) Multiplication example
Figure 9.7 Sequential circuit binary multiplier.

SIGNED OPERAND MULTIPLICATION BOOTH ALGORITHM

- This algorithm
 - generates a $2n$ -bit product
 - treats both positive & negative 2's-complement n -bit operands uniformly.
 - reduces the number of partial products, when there is continuous number of 1's.
- Attractive feature: This algorithm achieves some efficiency in the number of addition required when the multiplier has a few large blocks of 1s.
- Multiplication of 45 and 30 in normal and Booth algorithm method-

The multiplier is recoded using the below table -

Multiplier		Version of multiplicand selected by bit i
Bit i	Bit $i-1$	
0	0	$0 \times M$
0	1	$+1 \times M$
1	0	$-1 \times M$
1	1	$0 \times M$

Figure 9.12 Booth multiplier recoding table.

While recoding the multiplier, assume '0' to the right of LSB.

Eg: if multiplier is 0011110, then for recoding, put extra '0' to the right of LSB.

It becomes, 00111100, now recode as per the above table.

The recoded multiplier is, 0 +1 0 0 0 -1 0




Figure 9.9 Normal and Booth multiplication schemes.




Figure 9.10 Booth recoding of a multiplier.




Figure 9.11 Booth multiplication with a negative multiplier.

When multiplier is ,

+1 – do the usual multiplication, ie. partial product is the multiplicand.

-1 – partial product is the 2's complement of the multiplicand.

Note: Sign extension to be done, for the partial products.

Worst-case multiplier	0 1 0 1 0 1 0 1 0 1 0 1 0 1
	+1 -1 +1 -1 +1 -1 +1 -1 +1 -1 +1 -1 +1 -1
Ordinary multiplier	1 1 0 0 0 1 0 1 1 0 1 1 1 0 0
	0 -1 0 0 +1 -1 +1 0 -1 +1 0 0 0 -1 0 0
Good multiplier	0 0 0 0 1 1 1 1 0 0 0 0 1 1 1
	0 0 0 +1 0 0 0 0 -1 0 0 0 +1 0 0 -1

FAST MULTIPLICATION

Two techniques to speed up the multiplication process –

1. Bit-Pair Recoding Of Multipliers – reduces the maximum number of summands (partial products) to $n/2$ for n -bit multiplier.
2. Carry-Save addition of summands – reduces the time needed to add the summands.

BIT-PAIR RECODING OF MULTIPLIERS


- This method
 - derived from the booth algorithm
 - reduces the number of summands by a factor of 2
- Group the Booth-recoded multiplier bits in pairs. Suppose into $[i \ j]$
- Then the bit-pair recoded multiplier is obtained by $(2*i + j)$
- The pair $(+1 \ -1)$ is equivalent to the pair $(0 \ +1)$.

Direct recoding from multiplier to Bit-pair bits is done by using the below table -

Multiplier bit-pair		Multiplier bit on the right	Multiplicand selected at position i
$i+1$	i	$i-1$	
0	0	0	$0 \times M$
0	0	1	$+1 \times M$
0	1	0	$+1 \times M$
0	1	1	$+2 \times M$
1	0	0	$-2 \times M$
1	0	1	$-1 \times M$
1	1	0	$-1 \times M$
1	1	1	$0 \times M$

(b) Table of multiplicand selection decisions

Figure 9.14 Multiplier bit-pair recoding.



(a) Example of bit-pair recoding derived from Booth recoding




Figure 9.15 Multiplication requiring only $n/2$ summands.

When multiplier is,

- -2 – put '0' as LSB & then 2's complement of multiplicand.
- -1 – 2's complement of multiplicand.
- +1 – only multiplicand (usual).
- +2 – put '0' as LSB & then multiplicand.

Note: Sign extension to be done, for the partial products.

CARRY-SAVE ADDITION OF SUMMANDS

- Consider the array for 4*4 multiplication.
- Instead of letting the carries ripple along the rows, they are "saved" and introduced into the next row, at the correct weighted positions. Thus reduces the number of summands and speeds up the addition process.




Figure 9.16 carry-save arrays for a 4×4 multiplier.




Figure 9.17 A multiplication example used to illustrate carry-save addition as shown in Figure 9.18.




Figure 9.18 The multiplication example from Figure 9.17 performed using carry-save addition.

- The full adder is input with three partial bit products in the first row.
- Multiplication requires the addition of several summands.
- Carry- Save Addition (CSA) speeds up the addition process.

- Consider the array for 4x4 multiplication shown in fig 9.16.
- First row consisting of just the AND gates that implement the bit products m_3q_0 , m_2q_0 , m_1q_0 and m_0q_0 .
 - The delay through the carry-save array is somewhat less than delay through the ripple-carry array. This is because the S and C vector outputs from each row are produced in parallel in one full-adder delay.
- Consider the addition of many summands in fig 9.18.
 - Group the summands in threes and perform carry-save addition on each of these groups in parallel to generate a set of S and C vectors in one full-adder delay
 - Group all of the S and C vectors into threes, and perform carry-save addition on them, generating a further set of S and C vectors in one more full-adder delay
 - Continue with this process until there are only two vectors remaining
 - The final 2 vectors, are added in a RCA (Ripple Carry Adder) or CLA (Carry Look-ahead Adder) to produce the desired product.
 - When the number of summands is large, the time saved is proportionally much greater.
 - Delay: AND gate + 2 gate/CSA level + CLA gate delay, Eg., 6 bit number require 15 gate delay, array 6x6 require $6(n-1)-1 = 29$ gate Delay.
- In general, CSA takes $1.7 \log_2 k - 1.7$ levels of CSA to reduce k summands.

INTEGER DIVISION

- An n-bit positive-divisor is loaded into register M.
An n-bit positive-dividend is loaded into register Q at the start of the operation.
Register A is set to 0 (Figure 9.21).
- After division operation, the n-bit quotient is in register Q, and the remainder is in register A.




Figure 9.23 Circuit arrangement for binary division.

$$\begin{array}{r}
 21 \\
 13 \overline{) 274} \\
 \underline{26} \\
 14 \\
 \underline{13} \\
 1
 \end{array}
 \qquad
 \begin{array}{r}
 10101 \\
 1101 \overline{) 100010010} \\
 \underline{1101} \\
 10000 \\
 \underline{1101} \\
 1110 \\
 \underline{1101} \\
 1
 \end{array}$$

Figure 9.22 Longhand division examples.

NON - RESTORING DIVISION

The above logic circuit arrangement implements non-restoring and restoring division

Step 1: Initialize M – Divisor, Q – Dividend (n bits), A with 0s

Step 2: Repeat step 3 - n times

Step 3: If sign of A is 0, shift A and Q left by 1 bit and subtract M from A, accordingly set q₀ bit;
Elseif sign of A is 1, shift A and Q left and add M to A, accordingly set q₀ bit

Step 4: After n cycles, if sign of A is 1, add M to A.

Step 5: Finally Quotient is present in register Q and Remainder is present in register A.




Figure 9.25 A non-restoring division example.

Module - 4**ARITHMETIC**

1. Explain the design of a 4-bit carry-look ahead adder?
2. Design a logic circuit to perform addition/subtraction of two 'n' numbers X and Y?
3. Given A=10101 and B=00100, perform A/B using restoring division algorithm?
4. Perform signed multiplication of numbers (-12) and (-11) using Booth's algorithm?
5. Design 4 bit carry look ahead logic and explain how it is faster than 4 bit ripple adder?
6. Problems on Booth algorithm, Bit-pair recoding, restoring division and non-restoring division.
7. Perform following operations on the 5-bit signed numbers using 2's complement representation system. Also indicate whether overflow has occurred? i) $(-10)+(-13)$ ii) $(-10)-(+4)$ iii) $(-3)+(-8)$ iv) $(-10)-(+7)$
8. Explain the circuit arrangement for binary division.
9. Explain the 16 bit carry look ahead adder using 4 – bit adder. Also write the expression for C_{i+1} .
10. Explain the concept of carry save addition for multiplication operation $M \times Q = P$ for 4-bit operands with diagram and suitable example.
11. Explain Generate and Propagate functions in carry look ahead adder.
12. Explain the design of a 4-bit carry look-ahead adder.
13. Design a logic circuit to perform addition/subtraction of two n bit numbers X and Y.
14. Design a 'n' bit carry propagation adder circuit to add 'k' n bit numbers.

Problem 1:

Represent the decimal values 5, -2, 14, -10, 26, -19, 51 and -43 as signed 7-bit numbers in the following binary formats:

- (a) sign-and-magnitude
- (b) 1's-complement
- (c) 2's-complement

Solution:

The three binary representations are given as:

Decimal values	Sign-and-magnitude representation	1's-complement representation	2's-complement representation
5	0000101	0000101	0000101
-2	1000010	1111101	1111110
14	0001110	0001110	0001110
-10	1001010	1110101	1110110
26	0011010	0011010	0011010
-19	1010011	1101100	1101101
51	0110011	0110011	0110011
-43	1101011	1010100	1010101

Problem 2:

(a) Convert the following pairs of decimal numbers to 5-bit 2's-complement numbers, then add them. State whether or not overflow occurs in each case.

- a) 5 and 10 b) 7 and 13
- c) -14 and 11 d) -5 and 7
- e) -3 and -8

(b) Repeat Problem 1.7 for the subtract operation, where the second number of each pair is to be subtracted from the first number. State whether or not overflow occurs in each case.

Solution:

(a)

(a)	00101 + 01010 ----- 01111 no overflow	(b)	00111 + 01101 ----- 10100 overflow	(c)	10010 + 01011 ----- 11101 no overflow
(d)	11011 + 00111 ----- 00010 no overflow	(e)	11101 + 11000 ----- 10101 no overflow	(f)	10110 + 10011 ----- 01001 overflow

(b) To subtract the second number, form its 2's-complement and add it to the first number.

(a)	$\begin{array}{r} 00101 \\ + 10110 \\ \hline 11011 \\ \text{no overflow} \end{array}$	(b)	$\begin{array}{r} 00111 \\ + 10011 \\ \hline 11010 \\ \text{no overflow} \end{array}$	(c)	$\begin{array}{r} 10010 \\ + 10101 \\ \hline 00111 \\ \text{overflow} \end{array}$
(d)	$\begin{array}{r} 11011 \\ + 11001 \\ \hline 10100 \\ \text{no overflow} \end{array}$	(e)	$\begin{array}{r} 11101 \\ + 01000 \\ \hline 00101 \\ \text{no overflow} \end{array}$	(f)	$\begin{array}{r} 10110 \\ + 01101 \\ \hline 00011 \\ \text{no overflow} \end{array}$

Problem 3:

Perform following operations on the 6-bit signed numbers using 2's complement representation system. Also indicate whether overflow has occurred.

$$\begin{array}{r}
 010110 \quad 101011 \quad 111111 \\
 +001001 \quad +100101 \quad +000111 \\
 \hline
 011001 \quad 110111 \quad 010101 \\
 +010000 \quad +111001 \quad +101011 \\
 \hline
 010110 \quad 111110 \quad 100001 \\
 -011111 \quad -100101 \quad -011101 \\
 \hline
 111111 \quad 000111 \quad 011010 \\
 -000111 \quad -111000 \quad -100010 \\
 \hline
 \end{array}$$

Solution:

$$\begin{array}{r}
 010110 \quad (+22) \quad 101011 \quad (-21) \quad 111111 \quad (-1) \\
 +001001 \quad +(+9) \quad +100101 \quad +(-27) \quad +000111 \quad +(+7) \\
 \hline
 011111 \quad (+31) \quad 010000 \quad (-48) \quad 000110 \quad (+6) \\
 \text{overflow}
 \end{array}$$

$$\begin{array}{r}
 011001 \quad (+25) \quad 110111 \quad (-9) \quad 010101 \quad (+21) \\
 +010000 \quad +(+16) \quad +111001 \quad +(-7) \quad +101011 \quad +(-21) \\
 \hline
 101001 \quad (+41) \quad 110000 \quad (-16) \quad 000000 \quad (0) \\
 \text{overflow}
 \end{array}$$

010110 – 011111 -----	(+22) – (+31) ----- (–9)	010110 + 100001 ----- 110111
111110 – 100101 -----	(–2) – (–27) ----- (+25)	111110 + 011011 ----- 011001
100001 – 011101 -----	(–31) – (+29) ----- (–60)	100001 + 100011 ----- 000100 overflow
111111 – 000111 -----	(–1) – (+7) ----- (–8)	111111 + 111001 ----- 111000
000111 – 111000 -----	(+7) – (–8) ----- (+15)	000111 + 001000 ----- 001111
011010 – 100010 -----	(+26) – (–30) ----- (+56)	011010 + 011110 ----- 111000 overflow

Problem 4:

Perform signed multiplication of following 2's complement numbers using Booth's algorithm. (a)

A=010111 and B=110110 (b) A=110011 and B=101100

(c) A=110101 and B=011011 (d) A=001111 and B=001111 (e) A=10100 and B=10101

(f) A=01110 and B=11000

Solution:

$$\begin{array}{r} 010111 \\ \times 110110 \\ \hline \end{array} \quad \begin{array}{r} +23 \\ \times -10 \\ \hline -230 \end{array}$$

$$\begin{array}{r} 010111 \\ \times 0-1+10-10 \\ \hline 0 \\ 1111111010001 \\ 0000010111 \\ 11110210101 \\ \hline 111100011010 \end{array}$$

sign extension

$$\begin{array}{r} 110011 \\ \times 101100 \\ \hline \end{array} \quad \begin{array}{r} -13 \\ \times -20 \\ \hline 260 \end{array}$$

$$\begin{array}{r} 110011 \\ \times -1+10-100 \\ \hline 0 \\ 00000001101 \\ 11110011 \\ 010111021 \\ \hline 000100000100 \end{array}$$

sign extension

$$\begin{array}{r} 110101 \\ \times 011011 \\ \hline \end{array} \quad \begin{array}{r} -11 \\ \times 27 \\ \hline -297 \end{array}$$

$$\begin{array}{r} 110101 \\ \times +10-1+10-1 \\ \hline 0 \\ 00000001011 \\ 1111110101 \\ 000001011 \\ 111101011 \\ \hline 111011010111 \end{array}$$

sign extension

$$\begin{array}{r} 001111 \\ \times 001111 \\ \hline \end{array} \quad \begin{array}{r} 15 \\ \times 15 \\ \hline 225 \end{array}$$

$$\begin{array}{r} 001111 \\ \times 0+1000-1 \\ \hline 111111110001 \\ 00001111 \\ \hline 000011100001 \end{array}$$

$$\begin{array}{r} 10100(-12) \\ \times 10101(-11) \end{array} \rightarrow$$

$$\begin{array}{r} 10100 \\ -11-11-11-11 \text{ (recoded multiplier)} \end{array}$$

$$\begin{array}{r} 01110(+14) \\ \times 11000(-8) \end{array} \rightarrow$$

$$\begin{array}{r} 01110 \\ 0-1000 \text{ (recoded multiplier)} \end{array}$$

$$\begin{array}{r} 0000000000 \\ 0000000000 \\ 0000000000 \\ 1110010 \\ 000000 \\ \hline 1110010000 \text{ (-112)} \end{array}$$

Problem 5:

Perform signed multiplication of following 2's complement numbers using bit-pair recoding method.

(a) A=010111 and B=110110 (b) A=110011 and B=101100

(c) A=110101 and B=011011 (d) A=001111 and B=001111

Solution:

$$\begin{array}{r}
 010111 \\
 \times 110110 \\
 \hline
 \end{array}
 \qquad
 \begin{array}{r}
 010111 \\
 -1 \quad +2 \quad -2 \\
 111111 \quad 1010010 \\
 0000101110 \\
 11110101 \\
 \hline
 111100011010
 \end{array}$$

$$\begin{array}{r}
 110011 \\
 \times 101100 \\
 \hline
 \end{array}
 \qquad
 \begin{array}{r}
 110011 \\
 -1 \quad -1 \quad 0 \\
 00001101 \\
 00001101 \\
 \hline
 000100000100
 \end{array}$$

$$\begin{array}{r}
 110101 \\
 \times 011011 \\
 \hline
 \end{array}
 \qquad
 \begin{array}{r}
 110101 \\
 +2 \quad -1 \quad -1 \\
 000001011 \\
 00001011 \\
 11101011 \\
 \hline
 111011010111
 \end{array}$$

$$\begin{array}{r}
 001111 \\
 \times 001111 \\
 \hline
 \end{array}
 \qquad
 \begin{array}{r}
 001111 \\
 +1 \quad -1 \\
 111111110001 \\
 00001111 \\
 \hline
 000011100001
 \end{array}$$

Problem 6:

Given A=10101 and B=00100, perform A/B using restoring division algorithm.

Solution:

Initially	0 0 0 0 0 0 (A)	1 0 1 0 1 (Q)
	0 0 0 1 0 0 (M)	
Shift	0 0 0 0 0 1	0 1 0 1 □
Subtract	1 1 1 1 0 0	
Set q ₀	① 1 1 1 0 1	
Restore	1 0 0	
	0 0 0 0 0 1	0 1 0 1 0
Shift	0 0 0 0 1 0	1 0 1 0
Subtract	1 1 1 1 0 0	
Set q ₀	① 1 1 1 1 0	
Restore	1 0 0	
	0 0 0 0 1 0	1 0 1 0 0
Shift	0 0 0 1 0 1	0 1 0 0
Subtract	1 1 1 1 0 0	
Set q ₀	① 1 1 1 1 0	
No restore	0 0 0 0 0 1	
	0 0 0 0 0 0	
	0 0 0 0 0 1	1 0 1 0 0
Shift	0 0 0 0 0 1	0 1 0 0 1
Subtract	1 1 1 1 0 0	
Set q ₀	① 1 1 1 1 0	
Restore	1 0 0	
	0 0 0 0 1 0	1 0 0 1 0
Shift	0 0 0 1 0 1	0 0 1 0
Subtract	1 1 1 1 0 0	
Set q ₀	① 1 1 1 1 0	
No restore	0 0 0 0 0 1	
	0 0 0 0 0 0	
	0 0 0 0 0 1	0 0 1 0 1
remainder		quotient

Problem 7:

Given A=10101 and B=00101, perform A/B using non-restoring division algorithm.

	<u>000000</u>	<u>10101</u>	
	A	Q	
	<u>000101</u>		Initial configuration
	M		
shift	000001	0 1 0 1 <input type="checkbox"/>	
subtract	<u>111011</u>		1st cycle
	111100	0 1 0 1 <u>0</u>	
shift	111000	1 0 1 <u>0</u> <input type="checkbox"/>	
add	<u>000101</u>		2nd cycle
	111101	1 0 1 <u>0</u> <u>0</u>	
shift	111011	0 1 <u>0</u> <u>0</u> <input type="checkbox"/>	
add	<u>000101</u>		3rd cycle
	000000	0 1 <u>0</u> <u>0</u> <u>1</u>	
shift	000000	1 <u>0</u> <u>0</u> <u>1</u> <input type="checkbox"/>	
subtract	<u>111011</u>		4th cycle
	111011	1 <u>0</u> <u>0</u> <u>1</u> <u>0</u>	
shift	110111	<u>0</u> <u>0</u> <u>1</u> <u>0</u> <input type="checkbox"/>	
add	<u>000101</u>		5th cycle
	111100	<u>0</u> <u>0</u> <u>1</u> <u>0</u> <u>0</u>	
add	<u>000101</u>		
	000001	<u> </u>	quotient
	<u> </u>		remainder

Solution: