


## Procesorul MIPS16, PIPELINE

Raport de activitate

CIOBAN FABIAN-REMUS GR:30223


Rodificari porticulore pentru instrudiunile alese ay nstructionile alese sylementer nu ou icari porticulare de la transformèrea procesorulu picle unic in vouenta queline Hosord gradural. (=) Solutionore: modificorea bloculu de registre Source sa ala loc la milocu perioader de clas (front descrescator) Identificate hesord - Intre intr 1 m 2 : hosdred de date de tin RAW duja regis-3) solutionore: introducire 2 Nog-unitale ele intre intr 4 n 5: lorded de date dina reguteul \$ 3 =) solutionore: introduceles New wir intre ele - intre intr 5 x 6: la sord de date de tip RAW duya =) solutionere: introducere 2 No On-uri intre ele intre intr 3,695 losard de control; inst 3,6, inst de solt conditionat - solutionare : introducero 3 Holy dupa intr in captul carees of a regard losord. Intro de solt ne conditional = ) solutionate: inserate 140 m sentru a Solutions hosted de control





Flabel		(000)	
6	De a De a de la	8 inline	
The sould	rea registrile	Tiguerra )	
REG_i7-10 (31-0,			
	(85-0)	REG-EX HEH (58-0)	Pt6-HEH-WB (36-0)
Instructione (31-16		Membreg (0)	Membolig (0)
PC+1 (15-0)		Reglierite (1)	Regiloute (1)
	Branch (2)	Memillate (2)	Read Sta (17-2)
	Bgl (3)	Bronch (3)	ALURES (33-13)
	Betz (4)	Bget (4)	WriteAdrem (36-34)
	Set (5)	Blt7(5)	
	Ak VOp (8-6) Mem White (9)	out overabranch (21-6)	
		Zero (22)	
	Kempeg (16)	outsemn (23)	
	Regilierate (10)	ALURes (39-24)	
	sa (12)	read 1sta 2 (55-40)	
	PC+1 (28-13)	WriteAdress(58-56)	
	read Data 1 (44-29)		
7	read Data 2 (60-45)		
E	rxtJmm (76-61)		
	func (79-77)		
	9rt (82-80)		
	Ind (85-83)		
	100000000000000000000000000000000000000		





## SCHEMA GENERALĂ MIPS32 PIPELINE





Figura 10-1: Procesorul MIPS 32 pipeline [2], obținut prin secționarea căii de date MIPS 32 cu ciclu unic



## Schema procesorului MIPS PIPELINE



## **RTL** schematic

