


2-stage Pipelined n-bit Ripple Carry Adder (RCA)

- It implements a n -bit adder using n -full adder but split into 2 pipeline stages
- ⇒ This pipelining is done in order to
 - "increase clock frequency (reduce the max. combinational path)"



- It takes 2 n bit operands like n -bit RCA along with C_{in} and produces Sum and C_{out}
- Arrangements :- $FA_0 \rightarrow FA_1 \rightarrow$ [Pipeline] $\rightarrow FA_2 \rightarrow FA_3 \rightarrow C_{out}$
- * Chain is pipelined betⁿ bit1 and bit2 so the carry prop. for upper half is handled in next CLK stage

module RCA-2-stage (

input clk,

input wire [3:0] a, b,

input cin,

Output reg [3:0] sum,

Output reg cont);

• Stage 0 comb. cirres.

wire so-w, s1-w;

wire c0-w, c1-w;

• Pipelined reg (stage 0 → 1)

reg a2-reg, b2-reg, a3-reg, b3-reg;

reg c1-reg;

reg s0-reg, s1-reg;

Note

→ After FA0, FA1 produce their result, the design registers - ① partial sum s0 and s1

② The carry c1 (from FA1)

③ The upper operand bits
 $a[2], b[2], a[3], b[3]$

→ All the above are reg. and values stored in it and to be noted all of them controlled using **clk signal**.

→ And all these values feed to FA2 and FA3

Stage 1 combinational wires

wire s_2-w, s_3-w ;
 wire c_2-w, c_3-w ;

Stage 0 combinational - LSB half

full-adder FA0 ($\cdot a_{[0]}$), $\cdot b_{[0]}$, $\cdot \text{in}$)

$\cdot \text{sum}(s_0-w)$, $\cdot \text{cout}(c_0-w)$;

full-adder FA1 ($\cdot a_{[1]}$), $\cdot b_{[1]}$, $\cdot \text{in}(c_0-w)$,

$\cdot \text{sum}(s_1-w)$, $\cdot \text{cout}(c_1-w)$;

c_1-w is carry that must be driven to upper half
and it is registered before use.

Stage 1 combinational - MSB half

full-adder FA2 ($\cdot a_{[2-\text{reg}]}$), $\cdot b_{[2-\text{reg}]}$, $\cdot \text{in}(c_1-\text{reg})$,

$\cdot \text{sum}(s_2-w)$, $\cdot \text{cout}(c_2-w)$;

full-adder FA3 ($\cdot a_{[3-\text{reg}]}$), $\cdot b_{[3-\text{reg}]}$, $\cdot \text{in}(c_2-w)$

$\cdot \text{sum}(s_3-w)$, $\cdot \text{cout}(c_3-w)$;

FA2 and FA3 implement the upper half using
the reg. high bits and registered carry $c_i-\text{reg}$
Those reg. were loaded at the prev. clk edge
so FA2 and FA3 evaluate on fresh, stable signal

Pipeline and otp reg. block

always @ (posedge clk) begin

$s_0\text{-reg} \leftarrow \underline{s_0-w};$ } stage 0 result into
 $s_1\text{-reg} \leftarrow \underline{s_1-w};$ } the pipeline reg.
 $c_1\text{-reg} \leftarrow \underline{c_1-w};$ } then used in stage 1

$a_2\text{-reg} \leftarrow \underline{a[2]};$ } Reg. upper operand bits
 $b_2\text{-reg} \leftarrow \underline{b[2]};$ so that stage 1 FFs will
 $a_3\text{-reg} \leftarrow \underline{a[3]};$ see stable operand in
 $b_3\text{-reg} \leftarrow \underline{b[3]};$ stage 1

$\text{sum}[0] \leftarrow \underline{s_0\text{-reg}};$ } assigned from reg and
 $\text{sum}[1] \leftarrow \underline{s_1\text{-reg}};$ will be delayed from s_0-w
 $\text{sum}[2] \leftarrow \underline{s_2-w};$ and s_1-w due to CLK.
 $\text{sum}[3] \leftarrow \underline{s_3-w};$ assigned from wire from
 $\text{cout} \leftarrow \underline{c_3-w};$ comb. CLK +
 end } cout from c_3-w

full-adder module

module full-adder (input a, b, cin, output sum, cout);

assign sum = a ^ b ^ cin;

assign cout = (a & b) | (b & cin) | (cin & a);

end

Importance and Behaviour of CLK

① Pipeline stages :-

Stage 0 \rightarrow PA0 & FA1 compute LSB result & C1

Stage 1 \rightarrow PA2 & FA3 compute MSB result using reg. operands & reg carry from stage 0

② Increased Max. CLK freq. :-

Bcz the longest comb. path is split into 2 shorter paths. leading to critical path red. allowing higher clk freq.

③ Throughput :- Comb of signal passing thro. system

Once pipeline is filled, the design can accept a new pair of operands each CLK and produce one result / CLK (steady state throughput $= 1 \text{ result / CLK}$)

④ Latency :- If $(a[3:0], b[3:0], \text{in})$ presented at time T are fully reflected at $\text{sum}[3:0], \text{out}$ after two CLK edges.

* * (pipeline latency = 2 cycles)

Reason :- Stage 0 result into Reg. $\Rightarrow 1 \text{ CLK}$
Stage 1 o/p is sampled / propagated $\Rightarrow 1 \text{ CLK}$