


Synchronous FIFO (parameterizable width & depth)

- A single-clk synchronous FIFO (circular buffer) that accepts write (w-in) and reads (r-in) on same clk
- It tracks occupancy with a counter, uses w-ptr / r-ptr for circular addressing, then exposes fifo-full / fifo-empty and presents read data on data-out
- * Reset (rst, active low) \Rightarrow clr pointers, counter and o/p



• Code explanation

\Rightarrow parameters & i/o

- param - width, depth
- data-in and data-out
- control - w-in (write request), r-in (read request)
clk, rst (active low)

• Status

- ① fifo-full (counter == depth)
- ② fifo-empty (counter == 0)

⇒ internal state

- fifo-mem [$0 : \text{depth} - 1$] - storage array
- w-ptr, r-ptr - $\lceil \log_2 \text{depth} \rceil$ - bit write / read pointer (wrap by $\% \text{depth}$)
- counter - occupancy, width = $\lceil \log_2 (\text{depth}) \rceil + 1$

⇒ reset - always @ (posedge clk or negedge rst)

if (!rst) begin

counter = 0; r-ptr = 0; w-ptr = 0;

data-out = 0;

end

⇒ Normal opⁿ -

* write

takes precedence
bec it's 1st if branch

if (w-in && !fifo-full) begin

fifo-mem[w-ptr] <= data-in;

w-ptr <= (w-ptr + 1) % depth;

counter = counter + 1;

end

else if (r-in && !fifo-empty) begin

data-out <= fifo-mem[r-ptr];

r-ptr <= (r-ptr + 1) % depth;

counter <= counter - 1;

end

* read

- check fifo-full before w-in
- and fifo-empty before r-in

* ⇒ Status outputs :- fifo-empty = (counter == 0)
fifo-full = (counter == depth)

- Implementatⁿ uses if... else if so a cycle cannot perform both read & write - write has priority
- wrap around - modulo depth is used by pointer to perform circular Buffer
- No-Back pressure handshake