


2-Stage Pipelined 4-bit Ripple Carry Adder (RCA)

- It implements a 4-bit adder using 4 Full adders but split into 2 pipeline stages
- ⇒ This pipelining is done in order to "increase clock frequency (reduce the max. combinational path)"



- It takes 2 4-bit operands like 4-bit RCA along with C_{in} and produces Sum and Cout
- Arrangements :- $FA0 \rightarrow FA1 \Rightarrow \text{Pipeline} \Rightarrow FA2 \rightarrow FA3 \Rightarrow \text{out}$
- * Chain is pipelined betⁿ bit1 and bit2 so the carry prop. for upper half is handled in next clk stage

module RCA - 2-stage (

input clk,

input wire [3:0] a, b,

input cin,

Output reg [3:0] sum,

Output reg cout);

• Stage 0 comb. wires

wire s0-w, s1-w;

wire c0-w, c1-w;

• pipelined reg (stage 0 \rightarrow 1)

reg a2-reg, b2-reg, a3-reg, b3-reg;

reg c1-reg;

reg s0-reg, s1-reg;

note

→ After FA0, FA1 produce their result, the design registers - (1) partial sum s0 and s1

(2) The carry c1 (from FA1)

(3) The upper operand bits
a[2], b[2], a[3], b[3]

→ All the above are reg. and values stored in it and to be noted all of them controlled using clk signal

→ And all these values feed to FA2 and FA3

- Stage 1 combinational wires

wire $s2-w, s3-w;$

wire $c2-w, c3-w;$

- Stage 0 combinational - LSB half

full-adder FA0($\cdot a[a[0]]$, $\cdot b[b[0]]$, $\cdot cin(cin)$)

$\cdot sum(s0-w), \cdot cout(c0-w);$

full-adder FA1($\cdot a[a[1]]$, $\cdot b[b[1]]$, $\cdot cin(c0-w)$,

$\cdot sum(s1-w), \cdot cout(c1-w);$

$c1-w$ is carry that must be driven to upper half and it is registered before use.

- Stage 1 combinational - MSB half

full-adder FA2($\cdot a[a2-reg]$, $\cdot b[b2-reg]$, $\cdot cin(c1-reg)$,

$\cdot sum(s2-w), \cdot cout(c2-w);$

full-adder FA3($\cdot a[a3-reg]$, $\cdot b[b3-reg]$, $\cdot cin(c2-w)$,

$\cdot sum(s3-w), \cdot cout(c3-w);$

FA2 and FA3 implement the upper half using the reg. high bits and registered carry $c1-reg$

Those reg. were loaded at the prev. clk edge so FA2 and FA3 evaluate on fresh, stable signal

• pipeline and o/p reg block

always @ (posedge clk) begin

$s0_reg \leq s0_w;$

$s1_reg \leq s1_w;$

$c1_reg \leq c1_w;$

} stage 0 result into
the pipeline reg.
then used in stage 1

$a2_reg \leq a[2];$

$b2_reg \leq b[2];$

$a3_reg \leq a[3];$

$b3_reg \leq b[3];$

} Reg. upper operand bits
so that stage 1 FAs will
see stable operand in
stage 1

$sum[0] \leq s0_reg;$

$sum[1] \leq s1_reg;$

$sum[2] \leq s2_w;$

$sum[3] \leq s3_w;$

$cout \leq c3_w;$

} assigned from reg and
will be delayed from $s0_w$
and $s1_w$ due to clk.
assigned from wire from
comb. clk +
cout from $c3_w$

end

• full-adder module

module full-adder (

input a, b, cin,

output sum, cout);

assign sum = a ^ b ^ cin;

assign cout = (a & b) | (b & cin) | (cin & a);

end

Importance and Behaviour of CLK

① Pipeline stages :-

Stage 0 \Rightarrow FA0 & FA1 compute LSB result & C₁

Stage 1 \Rightarrow FA2 & FA3 compute MSB result & using reg. operands & reg carry from stage 0

② Increased Max. CLK freq. :-

Bcz the longest comb. path is split into 2 shorter paths. leading to critical path redⁿ allowing higher CLK freq.

③ Throughput :- (amt of signal passing thro. system)

Once pipeline is filled, the design can accept a new pair of operands each CLK and produce one result / CLK (steady state throughput $\geq 1 \text{ result / CLK}$)

④ Latency :- if $(a[3:0], b[3:0], \text{cin})$ presented at time T are fully reflected at $\text{sum}[3:0], \text{cout}$ after two CLK edges.

* { * (pipeline latency = 2 cycles) }

Reason :- Stage 0 result into Reg. \Rightarrow 1 CLK
Stage 1 o/p is sampled / propagated \Rightarrow 1 CLK