

Parameterizable Synchronous Memory

(Single-port read / write)

- A synch. single port memory with parameterized depth and width
- It supports a simple handshake:
 - ① When valid is asserted the module performs either write ($WR=1$) or Read ($WR=0$)
(at provided addr on the same clk edge).
→ Drives ready = 1 to indicate op^n was accepted, and for reads places the word on data-out.
 - ② On reset, memory and outputs are cleared
- Parameters & ports:-
 - ① depth, width, Addr-width = $\lceil \log_2(\text{depth}) \rceil$ -sized memory and addr-width
 - ② inp : clk, rst, WR, data-in, valid, addr
 - ③ otp : data-out (reg), ready (reg)
- Storage:-
 - ① reg [width-1:0] memory [0: depth-1]
the data array.
 - ② int i, used for reset initiation

- Reset behaviors
 - ① data_out $\leftarrow 0$, ready $\leftarrow 0$
 - ② zero initialize entire memory in a loop.
- Normal opⁿ (on posedge clk when not rst)
 - if valid
 - ① ready $\leftarrow 1$, (Acknowledge the request this cycle)
 - ② $WR = 1$, memory[addr] \leftarrow data_in (Synchronous write)
 - ③ $WR = 0$, data_out \leftarrow memory[addr] (Sync Read - data_out updated)
 - else valid (deasserted)
 - ready $\leftarrow 0$
- Behavioral note
 - ① Single cycle synth read and write triggered by valid. Both opⁿ are acknowledged immediately via ready the same cycle.
 - ② for read, data_out is updated synchronously (external logic must sample data_out after the clock edge where valid $\otimes \neg WR$)
 - ③ No write/read arbitration beyond valid. If valid toggles per clk you get one opⁿ per cycle.
 - ④ Memory initialized on rst - good for deterministic simulation.