

I²C Communication protocol

- It consists of a Master and a slave among which there is a communication that exists.

① Master (controller)

- ⇒ Initiates comms. :- Always starts a data transfer by sending START condⁿ
- ⇒ Generates CLK :- It controls the CLK signal SCL for entire bus
- ⇒ Addresses slave :- Sends 7bit (or 10bit) addr to select a specific device on bus

* There can be multiple slave to a single Master

- ⇒ Controls Rd / wr opⁿ :- After address, master sends wr / rd bit to indicate its intention to write or read from slave


② Slave (peripheral)

- ⇒ Responds to Master :- Slave cannot initiate transfer; it can only listen to addr and respond when addressed by master
- ⇒ Receives CLK / SCL

* ⇒ Acknowledges the Communication :-

After Master sends byte, slave pulls the data line (SDA) Low to send a Acknowledge (ACK) bit confirming successful reception. And if it doesn't pull the line low it sends (NACK)
Not Acknowledge

* Handles data Request :- when master request data, the slave sends it back, when master sends data, the slave receives and store it



I2C Architecture

• Communication flow v.v imp


- ① Master sends a START condⁿ
- ② The master sends slave addr along with rd / wr bit
- ③ The addressed slave sends an Ack bit back to Master
- ④ The Master-Slave exchange data (dirⁿ is determined by rd / wr bit), with ACK every byte
- ⑤ Master then sends STOP to end transfer allowing Master to start a new one

• I2C Master Explained (for code)

⇒ ports and local-params

- ① clk, rst = system clock and Reset
- ② start = single cycle pulse to begin transfer
- ③ slave_addr [6:0], data_in [7:0]
- ④ SCL (olp) = Master driven I2C clock
- ⑤ sda (inout) = bidirectional data line; master drives it when sda_oe = 1 otherwise tristated
- ⑥ done = asserted when stop has been issued and transfer completes

⇒ FSM :-



⇒ Internal signals

- ① state - current FSM state
- ② bit_cnt [3:0] - bit index used to shift addr or data (initialised to 7)
- ③ sda_out - logic value Master drives onto SDA when SDA-oe is enable
- ④ sda_oe - when 1, master drives SDA
- when 0, SDA is high Z
- ⑤ clk_div [7:0] - simple counter to generate slower SCL from system clk

⇒ SDA tri-state :-

The master drives SDA only while $sda_oe = 1$ otherwise pin is high-impedance allowing other devices to drive the line

assign $sda = sda_oe ? sda_out : 1'bZ;$

⇒ SCL generation (clk divider) :-

① clk divider (clk-div) increments every clk rising edge and when it reaches 100 it toggles scl and rst the clk-div.

② on rst scl is set high and clk-div cleared

Result :- A slow square wave on scl used as I2C clk
Capprox. $\approx 2 \times (100 + 1)$ system clks in divider)

⇒ FSM behaviour (sync. on clk / rst)

↳ on Rst ⇒ FSM goes idle, done = 0,
bit_cnt = 0, sda_out = 1, sda_oe = 0

① Idle :-

→ done kept low

→ If start asserted, move to START

• drive $sda_out = 0$ & enable $sda_oe = 1$ to create a START condⁿ

• transition to START state on next clk edge

② START :-

→ Initialises $bit_cnt \leftarrow 7$ and transition to the Add state.

③ ADDR :-

- Master drives sda-out with bit-ent-th bit of slave addr (MSB 1st)
- sda-oe = 1 ensures the master is driving SDA
- The code checks when scl is high, it decrements bit-ent until it hits 0, then transition to DATA.


④ DATA :-

- Mirrors Addr logic but uses data-in[bit-ent] drives the data byte MSB → LSB onto SDA on successive scl high events. when bit-ent reaches 0 the FSM goes to STOP

⑤ STOP :-

- Drive SDA low then sets sda-out = 1 to produce STOP, sets done = 1 and return to the IDLE.

⇒ So FSM state of Master goes like :-



• I2C slave Explained (for code)

⇒ ports:-

- ① clk, rst = local clk & rst (syn to system clk)
- ② scl, sda = sampled by slave
- ③ data_out [7:0] = captured byte when valid
- ④ valid - pulse indicating data_out holds a newly received byte.

⇒ Internal signals & Synchronization:-

- ① bit_count [2:0] = counts bits shifted [0..7]
- ② shift_reg [7:0] = accumulates received bits
- ③ scl_d, sda_d = delayed version of scl & sda for edge detectⁿ
- ④ (scl_rise = scl & nscl_d) = detecting rising edge of scl (sample pt.)

⇒ SDA detectⁿ

- slave assign sda to high-Z (shows slave does n't drive the line in model)
- In provided code sda is also an i/p port
- The slave only detects SDA
- assign sda = 1'bZ;

0/0/1

DATA

7070

⇒ Sampling & Shift Reg. Logic

- on each rising edge of local clk, the code synchronises scl and sda into scl-d & sda-d
- on rst :- cls-counter / reg / status
- otherwise
 - valid is cleared by default each clk
 - when scl-rise is detected, slave shifts sda into shift-reg LSB side :
$$\text{shift-reg} \leftarrow \{ \text{shift-reg}[6:0], \text{sda} \};$$
 - increments bit-count, when bit-count $= 7$
 - ⇒ data-out $\leftarrow \{ \text{shift-reg}[6:0], \text{sda} \}$
 - ⇒ valid $\leftarrow 1$ to indicate valid data-out
 - ⇒ Resets bit-count $\leftarrow 0$ to set a new byte on next rising edge.

• Observations

- ① Master :- demonstrates START gen., shift Addr and data (MSB → LSB) synch to SCL toggles, and produce STOP; done signal completion.
- ② slave :- demonstrates how to detect SCL rise edge and sample SDA into shift reg to reconstruct Tx byte and flag it valid.
- ③ Interoperability :- Master-to drive SDA/SCL and Slave-to emulate SDA/SCL. To fully exercise both together Master's nets → Slave ports
- ④ Additionally more features can be added like ACK/NACK, Bus Arbitration, CLK stretching, etc