


Traffic Signal Controller :-

- Consider a Traffic signal consisting of 4 directⁿ (North, South, East and west) $\Rightarrow [N, S, E, W]$
- Each dirⁿ has 3 bit light [R, G, Y] i.e., Red = 000, Green = 001, Yellow = 010
- The controller steps through 8 states



- Remember logic
- ① when NG, then remaining directⁿ are red i.e. :- North $\Rightarrow 001 \rightarrow S, E, W \Rightarrow 000$
A directⁿ Green remains for 8 sec then turn Yellow.
 - ② when NG \rightarrow NY, remaining directⁿ are red i.e. :- N(001) $\xrightarrow{8} N(010) \rightarrow S, E, W \Rightarrow 000$
A dirⁿ Yellow remains for 4 sec then switches to next state ($E \rightarrow S \rightarrow W$)
 - ③ After state change NY \rightarrow EG, North becomes Red by default i.e., NY(010) \rightarrow NR(000)

so after state change

NY (010) \rightarrow EG (001)

\downarrow
NR (000)

so, when East \rightarrow Green then remaining is Red i.e. (N, S, W \rightarrow 000)

④ And this cycle continues.

Structure of circuit :-

- ① FSM based state model $\begin{cases} \textcircled{1} \text{ dir "change} \\ \textcircled{2} \text{ light change} \end{cases}$
- ② Counter controlled Timer $\begin{cases} \textcircled{1} 8\text{sec (G)} \\ \textcircled{2} 4\text{sec (Y)} \end{cases}$
- ③ Reset [Asynch] $\begin{cases} \textcircled{1} \text{ counter rest to 0} \\ \text{at every state change} \\ \textcircled{2} \text{ Default Rest} \end{cases}$
- ④ Default Rest to North $\textcircled{3} \text{ Default (0)}$

Inputs :- ① clk

② rst

Output :- ① n-light ② s-light
③ e-light ④ w-light

internal reg. and param :-

- ① State \Rightarrow reg [2:0] \Rightarrow holds current state (dir & colour)
- ② Count \Rightarrow reg [2:0] \Rightarrow Counts clock cycles to define signal durn
- ③ north, north-y, east -- \Rightarrow parameters
 \Rightarrow encodes state for FSM op^n

VHDL code declaration

module traffic-control (

input clk, rst-a;

output reg [2:0] n-light, s-light, e-light,
w-light

);

reg [2:0] state; // defines the state (current)


reg [2:0] count; // counts till 7(111) & 3(011)
and rst when state change

parameter [2:0] north = 3'b000;

parameter [2:0] north-y = 3'b001;

parameter [2:0] west = 3'b110;

parameter [2:0] west-y = 3'b111;



* declared states
assignment.

Initialisation

always @ (posedge clk, posedge rst-a)

begin

if (rst-a) // if rst-a is true or 1

begin

state = north; // initialise state

count = 3'b000; // initialise count

end

else begin // if rst-a = 0

Case (state)

State-transitions :- (will be continued for other 3 direction)

case (state)

north :

begin

n-light = $3'b001$;

Light states

G = 001

Y = 010

R = 000

s-light = $3'b0001$;

// Green

e-light = $3'b00001$;

// red

w-light = $3'b0000$;

// red

w-light = $3'b0000$;

// red

* if (count == $3'b111$) \Rightarrow // t = 8sec

begin

count = $3'b000$; // count reset

state = north-y; // next state

end

else begin

count = count + $3'b001$; // count increment

end

end

north-y :

begin

n-light = $3'b010$; // yellow

* if (count == $3'b011$) \Rightarrow // t = 4sec

begin

count = $3'b000$; // count reset

state = East; // next state = East

else begin

count = count + $3'b001$; // increment

end

end