

# Dual-Port RAM (with collision flag)

- A small synchronous dual-port RAM allowing 2 independent port (A and B) to read and write the same  $N \times N$  memory concurrently.
- Each port has its own addr, data-in, read/write controls.
- Similar to normal RAM, on  $en=1$  and  $R-w=1$  the i/p data stored in memory and  $R-w=0$  the stored data in memory goes as o/p.
- Collision flag :- If both ports write to the same addr. in same clk., the module asserts a collision flag. o/p drive  $Z$  during writes (behav. bus release).
- Circuit Explained

## ① Storage & init

⇒ register [0..3] holds 4 bit words

⇒ initial sets data-out -  $A/B = Z$ , and collision  $= 0$  along with zeroes memory.

## ② Port A Logic

always @ (posedge clk) begin

if ( $R-w-A$ ) begin

register [address\_A]  $\leftarrow$  data\_in\_A;

data\_out\_A  $\leftarrow$  4'dZ;

end else

data\_out\_A  $\leftarrow$  register [address\_A];



- on clk :- if R-w-A = 1 (write)  
data-in-A to reg [address-A]  
and data-out-A to Z  
else drive data-out with reg [addr-A]  
or the read op<sup>n</sup>

### ③ Port B logic

- identical behav. for port B with its own signals.

// collision detect<sup>n</sup> & duplicate writes  
 always @ (posedge clk) begin

collision <= 1'b0;

if (R-w-A && RW-B && address-A ==  
address-B)

begin

collision <= 1'b1;

end

else begin

if (R-w-A) register [address-A] <= data-in-A;

if (R-w-B) register [address-B] <= data-in-B;

end

end

- clears collision, then if both ports are  
writing the same addr sets collision = 1
- Else it performs write for any port that requests it.



# Summary :-

- ⇒ The module intends dual-port behaviours and collision reporting, but the duplicated write logic (per-port blocks + collision block) is redundant and can cause multiple conflicting assign, consolidate writes into a single clocked block to avoid races.
- ⇒ o/p's driven to Z during write for synthesis prefer defined o/p behaviours or tri-state only on top-level I/O with proper bus arbitration.
- ⇒ collision flag is useful - but product<sup>n</sup> design should define which write wins (priority) or implement byte-merge / resol<sup>n</sup> policy.

