


Traffic Signal Controller :-

- Consider a Traffic signal consisting of 4 directⁿ (North, South, East and West) \Rightarrow $[N, S, E, W]$
- Each dirⁿ has 3 bit light $[R, G, Y]$
i.e., Red = 000, Green = 001, Yellow = 010
- The controller steps through 8 states



Remember Logic

- when NG, then remaining directⁿ are red
i.e :- North \Rightarrow 001 \rightarrow S, E, W \Rightarrow 000
A directⁿ Green remains for 8 sec then turn Yellow.
- when NG \rightarrow NY, remaining directⁿ are red
i.e :- N(001) $\xrightarrow{8}$ N(010) \Rightarrow S, E, W \Rightarrow 000
A dirⁿ Yellow remains for 4 sec then switches to next state ($\rightarrow E \rightarrow S \rightarrow W$)
- After state change NY \rightarrow EG, North becomes Red by default i.e., NY(010) \rightarrow NR(000)

so after state change

NY (010) → EG (001)

↓
NR (000)

so, when East → Green then remaining is
Red i.e (N, S, W → 000)

④ And this cycle continues.

Structure of circuit :-

- ① FSM based state model
 - ① dirⁿ change
 - ② light change
- ② Counter Controlled Timer
 - ① 8sec (6)
 - ② 4sec (4)
 - ③ Default (0)
- ③ Reset [Asynch]
 - ① Counter rst to 0
at every state change
 - ② Default Rst to North

Inputs :- ① clk
② rst

Output :- ① n-light ② s-light
③ e-light ④ w-light

Internal reg. and param :-

- ① State ⇒ reg [2:0] ⇒ holds current state
(dirⁿ & colour)
- ② Count ⇒ reg [2:0] ⇒ counts clock cycles
to define signal durⁿ
- ③ north, north-y, east -- ⇒ parameter
⇒ encodes state for FSM opⁿ

Verilog code declaration

```
module traffic_control (
```

```
    input clk, rst-a;
```

```
    output reg [2:0] n-light, s-light, e-light,  
                  w-light  
);
```

```
    reg [2:0] state; // defines the state (current)
```

```
    reg [2:0] count; // counts till 7(111) & 3(011)  
                    and rst when state change
```

```
    parameter [2:0] north = 3'b000;
```

```
    parameter [2:0] north-y = 3'b001;
```

```
    parameter [2:0] west = 3'b110;
```

```
    parameter [2:0] west-y = 3'b111;
```

* declared states
assignment.

Initialisatⁿ

```
always @ (posedge clk, posedge rst-a)
```

```
begin
```

```
    if (rst-a)
```

```
        // if rst-a is true or 1
```

```
        begin
```

```
            state = north;
```

```
            // initialise state
```

```
            count = 3'b000;
```

```
            // initialise count
```

```
        end
```

```
    else begin
```

```
        // if rst-a = 0
```

```
        case (state)
```


State-transitions: (will be continued for other 3 dirⁿ)

case (state)

north:

begin

n-light = 3'b001; // Green

* s-light = 3'b000; // red

e-light = 3'b000; // red

w-light = 3'b000; // red

* if (count == 3'b111) ==> // t = 8sec
begin

count = 3'b000; // count rst

state = north-y; // next state

end

else begin

count = count + 3'b001; // count increment

end

end

north-y:

begin

n-light = 3'b010; // yellow

* if (count == 3'b011) ==> // t = 4sec

begin

count = 3'b000; // count rst

state = East; // next state = East

end

else begin

count = count + 3'b001; // increment

end

end

Light states
G = 001
Y = 010
R = 000