

UART (Universal Asynch Tx & Rx)

Communication Protocol

- A serial comms protocol that allows device to exchange data without a shared CLK signal
- It uses min. 2 wires (T_x and R_x) and requires both devices to agree on param. like Band rate (Speed) and data format beforehand

UART Tx (Transmitter) :-

→ Ports :- i_{lp} - clk, rst , start, $data[7:0]$
 o_{lp} - t_x (Serial line, idle high)

Internal State :-

- Sending (1 -bit) : whether a T_x is in progress
- Count (n -bit) : $0 \dots 9$ indicates which bit is driven

→ $0 \rightarrow$ start bit (0) $1 \dots 8 \rightarrow$ data bits $data[0] \dots$
 $data[7]$ (LSB 1st)
 $9 \rightarrow$ stop bit (1)

→ Reset Behaviors : on reset $tx = 1$ (idle high)

Sending = 0, Count = 0

Start & Transmission :

- on Rising CLK

→ If start = 1 ! sending - begin new transfer
(sending = 1, count = 0)

→ If sending :-


- Drive tx according to count
- Increment count
- If count == 9 after increment,
deassert sending (Tx finish)

⇒ Cycle Mapping :-

Cycle 0 : start bit ($Tx = 0$)

Cycle 1 → 8 : data[0] → data[7]

Cycle 9 : stop bit ($Tx = 1$) → sending clr



• VART Rx (Receiver)

⇒ Ports :- ilp - clk, rst, rx (serial ilp)
- olp - data-out [7:0], done

⇒ Internal state :-

• receiving (1-bit) : true while frame is being sampled.

• Count (n-bit) : 0...9 progress through frame

→ detect start - receiving = 1, count = 0

→ on subsequent CLK

▶ count = 1...8 → sample and store bits into data_out [0..7]

▶ Count = 9 → interpret as stop bit, set done = 1, receiving = 0

⇒ Start detection :-

when not receiving ($\text{rx} = 0$) at clk edge,
code treats it as start bit and begins sampling
from next clock

⇒ Sampling discipline used

- The design samples rx once per bit at the rising clk edge
- The code assumes Tx & Rx share the same clk.

⇒ Cycle Mapping eg :-

clk edge N : detect $\text{rx} = 0 \rightarrow$ start (receiving = 1, count = 0)

clk edge N+1 : sample data bit 0 $\rightarrow \text{data_out}[0] = \text{rx}$

" " N+2 : " " " 1 $\rightarrow \text{data_out}[1] = \text{rx}$

: : : (new bits) x 8 ; TBAU

clk edge N+8 : sample data bit 7 $\rightarrow \text{data_out}[7] = \text{rx}$

clk edge N+9 : sample data STOP (done = 1, receiving = 0)

• waveform / timing analysis

Assume data = 0x A5 = 10100101 (MSB - LSB)

LSB - first stream 10100101 \rightarrow if $A_6 = 1010\ 0110$
 $d_7 \quad d_6 \quad d_5 \quad d_4 \quad d_3 \quad d_2 \quad d_1 \quad d_0$ \rightarrow LSB 1st 01100101

Cycle Tx Rx Samples

0. Started \rightarrow detect start ($\text{rx} = 0$)

1. $\text{data}[0] = 1$ Sample bit - 0 $\rightarrow 1$

$\text{data}[0] = d_m$

2. $\text{data}[1] = 0$ Sample bit - 1 $\rightarrow 0$

3. $\text{data}[2] = 1$ Sample bit - 2 $\rightarrow 1$

4. $\text{data}[3] = 0$ Sample bit - 3 $\rightarrow 0$

5. $\text{data}[4] = 0$ Sample bit - 4 $\rightarrow 0$

6. $\text{data}[5] = 1$ Sample bit - 5 $\rightarrow 1$

7. $\text{data}[6] = 0$ Sample bit - 6 $\rightarrow 0$

8 data[7]=1 sample bit - 7 → 1
9 STOP sample stop → done=1

• Practical Add-up

① Baud Rate generator :-

use baud-Tick to advance Cout and sampling rather than clk

② oversampling on Rx :-

when rx sampled eg 8x and 16x baud,
detect start when rx = low, then sample
data bits at mid bit.

③ Synchronise rx :-

use 2-stage synch flip-flop before rx to
avoid Metastability.

④ Framing and parity :-

Add checks for stop bit = 1

optional add of parity gen | check

⑤ FIFO Buffer :-

Add small FIFO on Tx | Rx sides so CPU
can push/pull bytes Asynch without
missing data

⑥ Non-blocking updates in code

⑦ done hand shake :-

instead of using one-cycle pulse,
consider valid + ready handshake to
avoid missed reads.