


SPI Protocol :- (Serial Peripheral Interface)

- It is a synchronous, full duplex serial comm protocol used for short-distance comm betⁿ devices
- It also uses Master-slave Architecture and 4 lines
 - ① Master in - slave out (MISO)
 - ② Master out - slave in (MOSI)
 - ③ serial clock (CLK)
 - ④ slave select (SS) / chip select (CS)



• High level purpose

- ① SPI master sends one 8-bit byte to slave
- ② simultaneously Master receives one byte back (full-duplex)
- ③ SS (slave select) gates the transfer

- (4) SCLK \Rightarrow clock the serial exchange
- (5) Mosi \Rightarrow Master \rightarrow slave
- (6) Miso \Rightarrow slave \rightarrow Master
- (7) Done flag \Rightarrow indicates when each side has completed its byte transfer.

• SPI Master (controller + serializer / receiver)

- \Rightarrow working
- (1) control ss (active low)
 - (2) generate SCLK
 - (3) serialises data in MSB \rightarrow LSB to Mosi
 - (4) samples Miso MSB \rightarrow LSB into an int. shift reg to form data-out
 - (5) Asserts Done when 8-bit sent and received

- \Rightarrow Ports
- (for code)
- (1) clk, rst
 - (2) start - Begin new transfer
 - (3) data-in [7:0] - byte to transmit Mosi
 - (4) data-out [7:0] - byte received from Miso
 - (5) done - asserted when transfer complete
 - (6) sclk - driven by Master
 - (7) mosi - master drives bit
 - (8) miso - master samples bit
 - (9) ss - slave select (active low)

- \Rightarrow Internal regs
- (1) bit_cnt (3 bit) - counts transmitted bits (0-7)
 - (2) shift-reg - captures incoming bits from Miso until finalization.

⇒ Reset Behav.

on reset : $ss = 1$ (deselected), $done = 0$,
 $sclk = 0$, $mosi = 0$, $data_out = 0$
 $bit_cnt = 0$, $shift_reg = 0$

⇒ Transfer flow (main always block on posedge clk)

① $ss = 0 \Rightarrow$ slave selected

② $sclk$ toggled each clk cycle ($sclk \neq nsclk$)
for which Master generates sq. wave $sclk$

③ on falling edge of $sclk$ (if ($sclk = 1'b0$))

* Master drives $Mosi$ with current bit
 $data_in[7-bit_cnt]$ - i.e. MSB first

④ on Rising edge of $sclk$ (else)

* Master samples $Miso$ into
 $shift_reg[7-bit_cnt]$ and increment bit_cnt

⑤ After 8th bit is sampled ($bit_cnt == 7 \ \&\& \ sclk = 1$)

Master :- Moves $shift_reg \Rightarrow data_out$

- $done = 1$

- Releases $ss = 1$ (deselects slave)

⑥ when $done = 1$, Master holds $sclk = low$

So the Master procedure goes like

Reset $\Rightarrow ss = 0$ (slave select) \Rightarrow Master $sclk$ toggles

Received
byte at
 $data_out$
(after 8 cycles)

←

$Miso \Rightarrow$ sampled
(with rising edge)

\Downarrow
 $Mosi \Rightarrow$ next bit
(with falling edge)

$\Rightarrow done\ flag = 1 \Rightarrow ss = 1$ (deselect) $\Rightarrow sclk = 0$

• SPI Slave (Serialiser / Receiver)

- ⇒ working :-
- (1) Monitor SS (active low) to enable or disable the transfer
 - (2) samples incoming MOSI on clk edges and shifts bits into data-out
 - (3) Drives MISO with its data-in bits (MSB-LSB) so master samples them simultaneously
 - (4) Asserts its own done when 8 bits have been captured

- ⇒ ports :-
- (1) clk - driven by Master
 - (2) rst
 - (3) ss - slave select (active low)
 - (4) mosi - i/p from master
 - (5) miso - o/p to master
 - (6) data-in [7:0] - byte that slave should shift out on MISO
 - (7) data-out [7:0] - byte the slave received from MOSI
 - (8) done - captured 8-bit

- ⇒ internal reg :-
- (1) bit_cnt - counts 0...7 bit shift
 - (2) shift-reg - intermediate storage to data-out

⇒ clocking & sampling :-

at always @ (posedge clk or posedge rst)
slave samples on rising edge of clk.

⇒ On rst :- clears, counters, data-out,
done, shift-reg, miso

⇒ Active transfer (ss = low)

① on each posedge clk when ss low

- slave samples Mosi and stores in data-out [7-bit-out] (MSB first)

- slave places the next o/p bit on miso from data-in [7-bit-in] so the master can sample it on its rising edge

- increment bit_cnt and when bit_cnt = 7 sets done = 1 (transfer complete for slave)

- so slave works like

synch to clk ⇒ rising edge ⇒ next edge
read Mosi updates Miso

⇓

After 8 clk, done = 1

• Master-slave working (testbench)

① clk toggles every 5 units. Rst asserted-deasserted

② master_data = 8'hA5 (master tx A5)


slave_data = 8'h3C (slave tx 3C)

③ start = 1, Master toggle CLK, drive ss, o/p Mosi bit and sample Miso bit. Slave respond when ss = low and clk toggle.

④ o/p :- Master_out = 0x3C and slave_out = 0xA5

- So, both Master-slave transfers create a full-duplex communication protocol

⇒ Example we took



* both the cases MSB 1st

And after 8 clk cycle when 8 bit are transferred and sampled simultaneously
done = 1 along with Master-out = 0x3C
 Slave-out = 0xA8