


# SPI Protocol :- (Serial Peripheral Interface)

- It is a synchronous, full duplex serial communication protocol used for short-distance comm between devices
- It also uses Master-Slave Architecture and 4 lines
  - ① Master in - slave out (MISO)
  - ② Master out - slave in (MOSI)
  - ③ Serial clock - (SCLK)
  - ④ Slave select (SS) / chip select (CS)



- High level purpose
- ① SPI master sends one 8-bit byte to slave
- ② simultaneously Master receives one byte back (full-duplex)
- ③ SS (slave select) gates the transfer

- (4) SCLK  $\Rightarrow$  like the serial exchange
- (5) Mosi  $\Rightarrow$  Master  $\rightarrow$  slave
- (6) Miso  $\Rightarrow$  slave  $\rightarrow$  Master
- (7) Done flag  $\Rightarrow$  indicates when each side has completed its byte transfer.

## SPI Master (controller + serialiser / receiver)

- $\Rightarrow$  working
- (1) control ss (active low)
  - (2) generate SCLK
  - (3) serialises data in MSB  $\rightarrow$  LSB to MOSI
  - (4) samples MISO MSB  $\rightarrow$  LSB into an int. shift reg to form data-out
  - (5) Asserts Done when 8-bit sent and received

- $\Rightarrow$  Ports
- (for code) (1) clk, rst
  - (2) start - Begin new transfer
  - (3) data-in [7:0] - byte to transmit Mosi
  - (4) data-out [7:0] - byte received from Miso
  - (5) done - asserted when transfer complete
  - (6) sclk - driven by Master
  - (7) mosi - master drives bit
  - (8) miso - master samples bit
  - (9) ss - slave select (active low)

- $\Rightarrow$  Internal regs
- (1) bit-count (3bit) - counts transmitted bits (0-7)
  - (2) shift-reg - captures incoming bits from MISO until finalization.

## ⇒ Reset Behav.

On reset :  $SS = 1$  (deselected),  $done = 0$ ,  
 $selK = 0$ ,  $Mosi = 0$ ,  $data\_out = 0$   
 $bit\_cnt = 0$ ,  $shift\_reg = 0$

## ⇒ Transfer flow (main always block on posedge clk)

- ①  $SS = 0 \rightarrow$  slave selected
- ②  $selK$  toggled each clk cycle ( $selK_i = \neg selK_{i-1}$ )  
for which Master generates 3q° wave  $selK$
- ③ on falling edge of  $selK$  (if ( $selK == 1'b0$ ))  
\* Master drives  $Mosi$  with current bit  
data-in [7-bit\_cnt] - i.e. MSB first
- ④ on rising edge of  $selK$  (else)  
\* Master samples  $Miso$  onto  
 $shift\_reg$  [7-bit\_cnt] and increment  $bit\_cnt$
- ⑤ After 8th bit is sampled ( $bit\_cnt == 7 \& selK == 1$ )  
Master :- Moves  $shift\_reg \Rightarrow data\_out$ 
  - $done = 1$
  - Releases  $SS = 1$  (deselects slave)
- ⑥ when  $done = 1$ , Master holds  $selK = low$

So the Master procedure goes like

Reset  $\Rightarrow SS = 0$  (slave select)  $\Rightarrow$  Master  $selK$  toggles

Received byte at  $data\_out$  after 8 cycles  $\Rightarrow done$  flag = 1  $\Rightarrow SS = 1$  (deselect)  $\Rightarrow selK = 0$

$Miso \Rightarrow$  sampled (with rising edge) /  $Mosi \Rightarrow$  next bit (with falling edge)

## SPI Slave (Serialiser / Receiver)

- working :-
- (1) Monitor ss (active low) to enable or disable the transfer
  - (2) Samples incoming Mosi on Sck edges and shifts bits into data-out
  - (3) Drives Miso with its data-in bits (MSB - LSB) so Master samples them simultaneously
  - (4) Asserts its own done when 8 bits have been captured

- ports :-
- (1) sck - driven by Master
  - (2) rst
  - (3) ss - slave select (active low)
  - (4) mosi - o/p from master
  - (5) miso - o/p to master
  - (6) data-in [7:0] - byte that slave should shift out on Miso
  - (7) data-out [7:0] - byte the slave received from Mosi
  - (8) done - captured 8-bit

- internal reg :-
- (1) bit-cnt - counts 0...7 bit shift
  - (2) shift-reg - intermediate storage to data-out

## clocking & sampling :-

at always @ (posedge sclk or posedge rst)

slave samples on rising edge of sclk

On rst :- clears counters, data-out, done, shift-reg, miso

## Active transfer (ss = low)

① on each posedge sclk when ss low

- slave samples Mosi and stores in data-out [7-bit-cnt] (MSB first)

- slave places the next o/p bit on miso from data-in [7-bit-cnt] so the master can sample it on its rising edge

- increment bit-cnt and when bit-cnt == 7 sets done = 1 (transfer complete for slave)

- So slave works like,

synch to sclk  $\Rightarrow$  rising edge  $\Rightarrow$  next edge  
read Mosi updates Miso

↓  
After 8 clk, done = 1

## Master - slave working (testbench)

① clk toggles every 5 units • Rst asserted-deasserted


② master-data = 8'hA5 (master tx A5)

slave-data = 8'h8C (slave tx 8c)

③ start = 1, Master toggle SCLK, drive ss, o/p Mosi bit and sample Miso bit • Slave respond when ss = low and sclk toggle.

④ o/p :- Master-out = 0x3C and slave-out = 0xA5

- So, both Master-slave transfers create a full-duplex communication protocol
- Example we took



\* both the cases MSB 1st

And after 8 CLK cycle when 8 bit are transferred and sampled simultaneously  
done = 1 along with Master-out = Dx 3C  
Slave-out = Dx A5