

# Baby Monitoring System

- To monitor Vitals of a baby like temperature, heartbeat and motion from resp. sensors
- The CLK processes the incoming sensor data, temporally stores it and automatically generates alerts if any abnormal reading are detected.
- IIPS :- ① CLK ② rst  
③ hb-data, temp-data, motion-data  
④ hb-valid, temp-valid, motion-valid  
↳ indicate sensor are ready to Read)  
8-bit sensor data
- OIPS :- ① alert-data :- latest value from memory that caused alert  
② hb-alert, temp-alert, motion-alert  
(binary flag showing abnormal hb or temp or motion)  $\Rightarrow$  any one
- System Architecture
  - ① Sensor interface module  
 $\Rightarrow$  Each 3 sensor is connected to its own interface
    - Checks if valid data or not (Valid = 1/0)
    - Transfers data fwd (data-out)
    - Generates a trigger signal when new signal arrives (trig-write)

→ So sensor module look like

### module Sensor-interface (

    input wire [7:0] sensor-data,

    input valid, clk,

    output reg trig-write;

    output reg [7:0] data-out );

    always @ (posedge clk) begin

        if (valid) begin     // valid = 1 ✓

            trig-write <= 1'b1;    // trig = 1

            data-out <= sensor-data;

        end

        else begin

            trig-write <= 1'b0;    // valid = 0, trig = 0

        end

    end

endmodule

### ② Central SRAM memory (8x8)

→ Acts as a temporary data storage for all sensors.

→ contain 8 memory locat<sup>n</sup> (each 8 bit wide)

→ stores latest sensor reading whenever a valid bit is received

→ Address pto (addr) increments after every write op<sup>n</sup>, allowing sequential storage

→ when no write happens, it outputs the last stored value through (alert-data)

→ SRAM behaves as small logging memory  
module sram\_8x8

input clk,  
input we, // write-enable (control signal)  
input [7:0] data-in,  
input [2:0] address,  
output reg [7:0] data-out);

reg [8:0] mem [8:0];

\* {  
mem width      mem depth  
integer i;  
initial begin .  
for (i=0; i<8; i=i+1)  
mem[i] = 8'h00; // hex 00 assign to mem  
data-out = 8'h00; // mem is 0lp as 00  
end  
always @ (posedge clk) begin  
if (we) begin  
mem[address] <= data-in;  
data-out <= data-in;  
end  
else begin  
data-out <= mem[address];  
end  
end  
end module

→ So, when we = 1, data-in is stored in memory  
as well as comes as data-out  
when we = 0, memory comes as data-out

- ③ Alert Generation Unit
- ① Heartbeat  $\Rightarrow$  120 bpm
  - ② Temperature  $\Rightarrow$  100°F
  - ③ Motion > 1

when condition met, corresponding alert flag is set (1) otherwise reset (0).

VHDL Code :-

module baby-monitor-system (

```

    { i, put clk, rst,
    input [7:0] hb-data, temp-data, motion-data;
    input hb-valid, temp-valid, motion-valid;
    { output [7:0] alert-data,
    { output hb-alert, temp-alert, motion-alert );
  
```

```

    { parameter hb-th = 8'd120; // heartbeat threshold
    "           temp-th = 8'd100;
    "           motion-th = 8'd1;
  
```

```

    wire we-hb, we-temp, we-motion; // trig.
    wire [7:0] hb-out, temp-out, motion-out;
    wire [7:0] sram-out;
    reg [2:0] address;
  
```

```

    wire we-any; // if any sensor alert
    wire [8:0] data-to-write; // priority
  
```

```

    reg hb-alert-τ, temp-alert-τ, motion-alert-τ;
    // for alert data
  
```

Sensor-interface hb-sensor (.sensor-data(hb-data),  
• valid(hb-valid), • CLK(CLK), • trig-wrt(we-hb),  
• data-out(hb-out));

Sensor-interface temp-sensor (.sensor-data(temp-data),  
• valid(temp-valid), • CLK(CLK), • trig-wrt(we-temp),  
• data-out(temp-out));

Sensor-interface motion-sensor (.sensor-data(motion-data),  
• valid(motion-valid), • CLK(CLK); trig-wrt(we-motion)  
• data-out(motion-out));

{// module sensor-interface is called and values  
are assigned using Named Associat"  $\Rightarrow$  • CLK(CLK)}

assign we-any = we-hb | we-temp | we-motion;  
assign data-to-write = we-hb ? hb-out :  
we-temp ? temp-out : motion-out;  
{Nested ternary (? : ? : -)}

// we-any  $\Rightarrow$  if any sensor is true we-any = 1

// data-to-write  $\Rightarrow$  sets priority i.e if hb is true  
then hb-out, if not then if temp is true then  
temp-out, if not then motion-out.

3-SRAM-8x8 sram (.CLK(CLK), .data-in(data-to-wrt),  
• we(we-any), • address(addr),  
• data-out(sram-out));

{// very crucial for SRAM assign. b here -> see

```
always @ (posedge clk or posedge rst) begin
    if(rst)
        addr <= 0;
    else if (cue-any)
        addr <= address + 1; // address increment
end
```

```
always @ (posedge clk or posedge rst) begin
```

```
    if (rst) // default or rst to 0
```

```
        hb-alert-r <= 0; temp-alert-r <= 0
```

```
        motion-alert-r <= 0;
```

```
    end
```

```
    else begin // for alert neg. 0 or (1)
```

```
        if (hb-valid && hb-data > hb-th)
```

```
            hb-alert-r <= 1;
```

```
        else if (temp-valid && temp-data > temp-th)
```

```
            temp-alert-r <= 1;
```

```
        else
```

```
            temp-alert-r <= 0;
```

```
        if (motion-valid && motion-data > motion-th)
```

```
            motion-alert-r <= 1;
```

```
        else
```

```
            motion-alert-r <= 0;
```

```
    end
```

```
end
```

```
assign hb-alert = hb-alert-r;
```

```
assign temp-alert = temp-alert-r;
```

```
assign motion-alert = motion-alert-r;
```

```
assign alert-data = brain-out;
```

```
endmodule
```

## ⑪ Operation Sequence :-

- ① On Reset  $\Rightarrow$  all memories & alert are clr
- ② Each sensor sends data when ready  
(through \*-valid signals)
- ③ The System then picks high priority i/p  
(Hb  $\Rightarrow$  temp  $\Rightarrow$  motion)
- ④ Readings is stored in SRAM and address counter  $\uparrow$  (advances)
- ⑤ Threshold logic check if reading exceed safe limit
- ⑥ If yes  $\rightarrow$  alert-olp goes High (1)
- ⑦ Stored alert-data reflects the value currently causing or being checked for alert