

I₂C Communication Protocol

- It consists of a Master and a Slave among which there is a communication that exists.

① Master (Controller)

- ⇒ Initiates comms. :- Always starts a data transfer by sending START cond^n
 - ⇒ Generates CLK :- It controls the CLK signal SCL for entire bus
 - ⇒ Addresses Slave :- Sends 7bit (or 10bit) address to select a specific device on bus
- * There can be multiple Slave to a single Master
- ⇒ Controls Rd / wr op^n :- After address, master sends wr / rd bit to indicate its intention to write or read from slave


② Slave (peripheral)

- ⇒ Responds to Master :- Slave cannot initiate transfer; it can only listen to address and respond when addressed by master

- ⇒ Receives CLK / SCL

- * ⇒ Acknowledges the communication :-
- After Master sends byte, Slave pulls the data line (SDA) low to send a Acknowledge (ACK) bit confirming successful reception. And if it doesn't pull the line low it sends (NACK) Not Acknowledge

→ Handles data Request :- when master request data, the slave sends it back, when master sends data, the slave receives and store it



I2C Architecture


- Communication Flow
- v.v imp.
- ① Master sends a START cond
 - ② The master sends slave addr along with rd / wr bit
 - ③ The addressed slave sends an Ack bit back to Master
 - ④ The Master-Slave exchange data (size is determined by rd/wr bit), with ACK every byte
 - ⑤ Master then sends STOP to end transfer allowing Master to start a new one

I₂C Master Explained (for code)

⇒ ports and local-parameters

- ① clk, rst = system clock and Reset
- ② start = single cycle pulse to begin transfer
- ③ slave_addr[6:0], data_in[7:0]
- ④ scl (olp) = Master driven I₂C clock
- ⑤ sda (inout) = bidirectional data line;
master drives it when sda_oe = 1 otherwise
tristated
- ⑥ done = asserted when Stop has been
issued and transfer completes

⇒ FSM :-



⇒ Internal signals

- ① state - current fsm state
- ② bit_cnt[3:0] - bit index used to shift address
or data (initialised to 7)
- ③ sda_out - logic value Master drives
onto SDA when SDA_oe is enable
- ④ sda_oe - when 1, master drives SDA
- when 0, SDA is high Z
- ⑤ clk_div[7:0] - simple counter to generate
slower scl from system clk

\Rightarrow SDA tri-state :-

The master drives SDA only while $sda_oe = 1$. Otherwise pin is high-impedance allowing other devices to decide the line.

Assign $sda = sda_oe ? sda_out : 1'b2;$

\Rightarrow SCL generation (clk divider) :-

① CLK divider (clk-div) increments every CLK rising edge and when it reaches 100 it toggles scl and rst the clk-div.

② On rst scl is set high and clk-div cleared.

Result :- A slow square wave on scl used as I_{2C} clk (approx. $\approx 2 \times (100 + 1)$ system clk/s in divider)

\Rightarrow FSM behaviour (sync. on clk | rst)

\hookrightarrow On Rst \Rightarrow FSM goes Idle, done = 0, bit_cnt = 0, $sda_out = 1$, $sda_oe = 0$

① Idle :-

\rightarrow done kept low

\rightarrow If start asserted, move to START

- drive $sda_out = 0$ & enable $sda_oe = 1$ to create a START condⁿ


- transition to START state on next clk edge

② START :-

\rightarrow Initialises bit_cnt = 7 and transitions to the Addr state.

- ③ ADDR :-
- Master drives sda-out with bit-count bit of slave addr (MSB 1st)
 - $sda_oe = 1$ ensures the master is driving SDA
 - The code checks when SCL is high, it decrements bit-count until it hits 0, then transition to DATA.

- ④ DATA :-
- Mirrors Addr logic but uses data-in[bit-count] drives the data byte MSB → LSB onto SDA on successive SCL high events. When bit-count reaches 0 the FSM goes to STOP
- ⑤ STOP :-
- Drive SDA low then sets sda-out=1 to produce STOP, sets done=1 and return to the IDLE.
 - So FSM state of Master goes like :-



I2C Slave Explained (for code)

⇒ Posts :-

- ① clk, rst = local clk & rst (sync to system clk)
- ② scl, sda = sampled by slave
- ③ data_out[7:0] = captured byte when valid
- ④ valid - pulse indicating data_out holds a newly received byte

⇒ Internal signals & synchronization :-

- ① bit_count[2:0] = counts bits shifted [0..7]
- ② shift-reg[7:0] = accumulates received bits
- ③ scl-d, sda-d = delayed version of scl & sda for edge detect
- ④ (scl_rise = scl & nscl-d) = detecting rising edge of scl (sample pt.)

⇒ SDA detect

- Slave assign sda to high-1 (shows slave does it drive the line in model)
- In provided code sda is also an i/o port
- The slave only detects SDA
- assign sda = 1'b1;

→ Sampling & shift Reg. logic

- On each rising edge of local clk, the code synchronises scl and sda into scl-d & sda-d
- On rst :- clrs - counter / reg / status
- Otherwise
 - valid is cleared by default each clk
 - when scl-rise is detected, slave shifts sda into shift-reg LSB side :
 $\text{shift-reg L} = \{\text{shift-reg [6:0]}, \text{sda}\};$
 - increments bit_count . when bit_count == 7
 - data_out L = {shift-reg [6:0], sda}
 - valid L = 1 to indicate valid data_out
 - Resets bit_count L = 0 to set a new byte on next rising edge.

• Observations

- ① Master :- demonstrates START gen., shift Addr and data (MSB → LSB) synch to scl toggles, and produce STOP ; done signal completion.
- ② slave :- demonstrates how to detect scl rise edge and sample SDA into shift reg to reconstruct Tx byte and flag it valid.
- ③ Interoperability :- Master -> drive SDA/SCL and Slave -> emulates SDA/SCL . To fully exercise both together Master's nets → Slave ports
- ④ Additionally more features can be added like ACK/NACK, Bus Arbitration, CLK Stretching, etc