

Parameterizable Synchronous Memory (Single-port read/write)

- A synchr. single port memory with parameterized depth and width

• It supports a simple handshake:

- ① when valid is asserted the module performs either write ($WR=1$) or Read ($WR=0$)

(at provided addr on the same clk edge.)

→ Drives ready=1 to indicate opⁿ was accepted, and for reads places the word on data-out.

- ② on reset, memory and outputs are cleared

• Parameters & ports:-

- ① depth, width, Addr-width = $\lceil \log_2(\text{depth}) \rceil$ - sized memory and addr. width

- ② inp: clk, rst, WR, data-in, valid, addr

- ③ otp: data-out (reg), ready (reg)

• Storage:-

- ① reg [width-1:0] memory [0:depth-1]

the data array.

- ② int i, used for reset initiation

- Reset behaviours
 - ① data_out ≤ 0 , ready ≤ 0
 - ② zero initialize entire memory in a loop.

- Normal opⁿ (on posedge clk when not rst)
if valid
 - ① ready ≤ 1 , (acknowledge the request this cycle)
 - ② WR $= 1$, memory[addr] \leq data_in
(synchronous write)
 - ③ WR $= 0$, data_out \leq memory[addr]
(synch Read - data_out updated)
 else valid (deasserted)
ready ≤ 0

- Behavioural note

- ① Single cycle synch read and write triggered by valid. Both opⁿ are acknowledged immediately via ready the same cycle.
- ② for read, data_out is updated synchronously (external logic must sample data_out after the clock edge where valid && !WR)
- ③ No write/read arbitration beyond valid
If valid toggles per clk you get one opⁿ per cycle.
- ④ Memory initialized on rst - good for deterministic simulation.