


# Automated Railway Signalling


- Let's consider 4 Railway signals (a, b, c, d) in a straight track at equal distance



- Each signal has 4-coloured states (Red-R, Caution-YY, Yellow Y, Green-G)
- There is also a Trigger (x) which triggers when a train arrives and sends signal to the 4 light signal. Sequence as follows:-

① Initially all the 4 signals will be idle (or all green light)  $\Rightarrow$  so  $\Rightarrow (a=g, b=g, c=g, d=g)$

② when train hits Trigger idle state over and series goes like



(so  $\xrightarrow{x=1} S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4 \rightarrow S_5 \rightarrow S_6 \xrightarrow{x=1} S_0 \xrightarrow{x=1} S_1 \rightarrow S_2 \dots$ )



# Verilog Coding

## ① module description

```
module auto-sail-signal(  
    output reg [1:0] a, b, c, d,  
    input x,           // for trigger  
    input clk, clr);   // rst = clr
```

## ② parameter defining

```
parameter r = 2'd0;  
        " yy = 2'd1;  
        " y = 2'd2;  
        " g = 2'd3;
```

## ③ defining States

```
parameter s0 = 3'd0; // (a, b, c, d) = g  
        " s1 = 3'd1;  
        " s2 = 3'd2;  
        " s3 = 3'd3;  
        " s4 = 3'd4;  
        " s5 = 3'd5;  
parameter s6 = 3'd6;
```

} as per described in prev. pg.

## ④ Using constant intervals

```
integer g2r delay = 10; // g → R = 10 sec  
        " r2yy delay = 10; // R → yy = 10 sec  
        " yy2y delay = 10; // yy → y = 10 sec  
        " y2g delay = 20; // y → g = 20 sec
```



### ⑤ declaring state Registers

```
reg [2:0] state, next_state;
```

### ⑥ synchronising state reg

```
always @(posedge clk) begin
```

```
  if (clr)
```

```
    state <= 0; // idle state if clr = 1
```

```
  else
```

```
    state <= next_state; // if clr = 0 → next state  
                           transitn
```

```
end
```

### ⑦ olp logic

```
always @(state) begin
```

```
  a = g; b = g; c = g; d = g; // default
```

```
  case (state)
```

```
    s0: begin
```

```
      a = g; b = g; c = g; d = g;
```

```
    end
```

```
    s1: begin
```

```
      a = r; b = g; c = g; d = g;
```

```
    end
```

```
    ; (s2, s3, s4, s5)
```

```
    s6: begin
```

```
      a = g; b = g; c = g; d = y;
```

```
    end
```

```
  endcase
```

```
end
```



## ⑧ Next State Logic

always @ (state or n) begin

case (state)

S0 : begin

if (X)

next\_state = S1;

else

next\_state = S0;

end

S1 : begin

(a)\* { repeat (q2 x delay) @ (posedge clk);  
next\_state = S2;

end

S2 : begin

(a)\* { repeat (x2 y delay) @ (posedge clk);  
next\_state = S3;

end

\* : { S3  $\Rightarrow$  y2 y delay  $\Rightarrow$  n.s = S4 // (a)  
S4  $\Rightarrow$  y2 q delay  $\Rightarrow$  n.s = S5 // (a)

S5 : begin

(10 sec)\* { repeat (q2 x delay) @ (posedge clk)  
next\_state = S6;

end

S6 : begin

if (X)

next\_state = S6; // if X = trigger = 1

else

next\_state = S0; // else X = 0

end

default : next\_state = S0;

endcase

→ train here