

Baby Monitoring System

- To monitor Vitals of a baby like temperature, heartbeat and motion from resp. Sensors
- The ckt processes the incoming sensor data, temporally stores it and automatically generates alerts if any abnormal reading are detected.
- inputs :-
 - ① clk
 - ② rst
 - ③ hb-data, temp-data, motion-data
 - ④ hb-valid, temp-valid, motion-valid
(indicate sensors are ready to Read)

→ 8-bit sensor data
- outputs :-
 - ① alert-data :- latest value from memory that caused alert
 - ② hb-alert, temp-alert, motion-alert
(binary flag showing abnormal hb or temp or motion) → any one

System Architecture

① Sensor Interface module

⇒ Each 3 sensor is connected to its own Interface

- checks if valid data or not (valid = 1/0)
- Transfers data fwd (data-out)
- Generates a trigger signal when new signal arrives (trig-write)

⇒ So sensor module look like
module sensor-interface (

input wire [7:0] sensor-data,

input valid, clk,

output reg trig-write;

output reg [7:0] data-out);

always @ (posedge clk) begin

if (valid) begin // valid = 1 ✓

trig-write <= 1'b1; // trig = 1

data-out <= sensor-data;

end

else begin

trig-write <= 1'b0; // valid = 0, trig = 0

end

end

endmodule

② Central SRAM memory (8x8)

⇒ Acts as a temporary data storage for all sensors.

⇒ contain 8 memory locatⁿ (each 8 bit wide)

⇒ stores latest sensor reading whenever a valid bit is received

⇒ Address ptr (addr) increments after every write opⁿ, allowing sequential storage

⇒ when no write happens, it outputs the last stored value through (alert-data)

⇒ SRAM behaves as small logging memory

module sram_8x8C

input clk,

input we, // write-enable (control signal)

input [7:0] data-in,

input [2:0] address,

output reg [7:0] data-out);

reg [8:0] mem [8:0];

* { mem width mem depth

integer i,

initial begin.

for (i=0; i<8; i=i+1)

mem[i] = 8'h00; // hex 00 assign to mem

data-out = 8'h00; // mem is 0p as 00
end or data-out is initialised

always @(posedge clk) begin

if (we) begin

mem[address] <= data-in;

data-out <= data-in;

end

else begin

data-out <= mem[address]

end

end

endmodule

⇒ So, when we = 1, data-in is stored in memory
as well as comes as data-out
when we = 0, memory comes as data-out

③ Alert Generation Unit

① Heartbeat $\gg 120$ bpm

② Temperature $\gg 100^\circ\text{F}$

③ Motion $\gg 1$

when conditⁿ met, corresponding alert flag is set (1) otherwise reset (0).

Verilog Code :-

```
module baby-monitor-system (
```

```
{ input clk, rst,
```

```
  input [7:0] hb_data, temp_data, motion_data;
```

```
  input hb_valid, temp_valid, motion_valid;
```

```
  output [7:0] alert_data,
```

```
  output hb_alert, temp_alert, motion_alert);
```

```
{ parameter hb_th = 8'd120; // heartbeat threshold
```

```
  " temp_th = 8'd100;
```

```
  " motion_th = 8'd1;
```

for sensor interface

```
{ wire we_hb, we_temp, we_motion; // trig.
  wire [7:0] hb_out, temp_out, motion_out;
  wire [7:0] sram_out;
  reg [2:0] addr
```

for sram

```
{ wire we_any; // if any sensor alert
  wire [8:0] data_to_write; // priority
```

alert

```
{ reg hb_alert_r, temp_alert_r, motion_alert_r;
  // for alert data
```



```
sensor_interface hb_sensor(.sensor_data(hb_data),  
    • valid(hb_valid), • clk(clk), • trig_wst(we_hb),  
    • data_out(hb_out));
```

```
sensor_interface temp_sensor(.sensor_data(temp_data),  
    • valid(temp_valid), • clk(clk), • trig_wst(we_temp),  
    • data_out(temp_out));
```

```
sensor_interface motion_sensor(.sensor_data(motion_data),  
    • valid(motion_valid), • clk(clk); trig_wst(we_motion)  
    • data_out(motion_out));
```

// module sensor_interface is called and values are assigned using Named Associat \rightarrow • clk(clk)

```
assign we_any = we_hb | we_temp | we_motion;  
assign data_to_write = we_hb ? hb_out :  
    (we_temp ? temp_out : motion_out);  
     $\rightarrow$  nested ternary (?:?:-)
```

// we_any \rightarrow if any sensor is true we_any = 1

// data_to_write \rightarrow sets priority i.e if hb is true then hb_out, if not then if temp is true then temp_out, if not then motion_out.

```
3-sram-8x8 sram(.clk(clk), .data_in(data_to_wrt),  
    • we(we_any), • address(addr),  
    • data_out(sram_out));
```

// very crucial for SRAM assign.


```

always @(posedge clk or posedge rst) begin
    if (rst)
        addrs <= 0;
    else if (cwe_any)
        addrs <= addrs + 1; // addrs increment
end

```

```

always @(posedge clk or posedge rst) begin
    if (rst) // default or rst to 0
        hb_alert_r <= 0; temp_alert_r <= 0
        motion_alert_r <= 0;
end

```

```

else begin // for alert msg. or (1)
    if (hb_valid && hb_data > hb_th)

```

```

        hb_alert_r <= 1;
    else

```

```

        hb_alert_r <= 0;

```

```

    if (temp_valid && temp_data > temp_th)

```

```

        temp_alert_r <= 1;
    else

```

```

        temp_alert_r <= 0;

```

```

    if (motion_valid && motion_data > motion_th)

```

```

        motion_alert_r <= 1;
    else

```

```

        motion_alert_r <= 0;

```

```

    end

```

```

end

```

```

assign hb_alert = hb_alert_r;

```

```

assign temp_alert = temp_alert_r;

```

```

assign motion_alert = motion_alert_r;

```

```

assign alert_data = bram_out;

```

```

endmodule

```


(1) Operation Sequence :-

- ① on Reset \rightarrow all memories & alert are clr
- ② Each sensor sends data when ready
(through * - valid signals)
- ③ The system then picks high priority ilp
(Hb \Rightarrow temp \Rightarrow motion)
- ④ Readings is stored in SRAM and address counter \uparrow advances
- ⑤ Threshold logic check if reading exceed safe limit
- ⑥ If yes \rightarrow alert - o/p goes High (1)
- ⑦ stored alert data reflects the value currently causing or being checked for alert