


1-Bit SRAM (Static Random Access Memory)

- It can store 1-bit data and perform both read and write opn.



1-Bit SRAM structural block

- It uses clk-controlled storage element to write data and an address ctrl signal to determine if the cell is active

① when read-write = 1 & address = 1

clk writes {1'b1} data-in into int. storage (data)

② when read-write = 0 & address = 1

clk reads the stored data and sends it to 1'b1 data-out

③ when address = 0 \Rightarrow cell is inactive

and 1'b1 in high impedance (1'bZ) disconnecting it from data bus

- So, simple 1-bit SRAM cell mimics a basic memory unit capable of controlled read/write opⁿ using clk and address signals.

- Step-by-step explanation

- ① I/Op and OOp :-

- data-in - bit to be written into memory
- read-write - control ($1 \rightarrow \text{write}, 0 \rightarrow \text{Read}$)
- address - Enable the memory cell
- clk - clk signal
- data-out - output for read data

- ② Internal Reg. :-

reg-data acts as storage element to hold 1-bit

- ③ Write operatⁿ:

on every +ve clk edge, if read-write = 1
and address = 1

* data-in stored into data

- ④ Read operatⁿ:

if read-write = 0
address = 1

* The stored value data is sent to data-out

- ⑤ Otherwise, when address = 0

- output is set to high impedance (1'bZ)
- Cell is not driving Bus.