


Automated Railway Signalling

- Let's consider 4 Railway signals (a, b, c, d) in a straight track at equal distance



- Each signal has 4-coloured states (Red - R, Caution - YY, Yellow - Y, Green - G)

- There is also a Trigger (X) which triggers when a train arrives and sends signal to the 4 light signal. Sequence as follows :-

① Initially all the 4 signals will be idle (or all green light) $\Rightarrow s_0 \rightarrow (a=g, b=g, c=g, d=g)$

② When train hits Trigger idle state over and series goes like

$$s_1 \rightarrow a=R, b=g, c=g, d=g \quad (\text{Diagram: } \begin{array}{c} A \\ | \\ \text{---} \\ | \\ B \end{array})$$

$$s_2 \rightarrow a=YY, b=R, c=g, d=g \quad (\text{Diagram: } \begin{array}{c} B \\ | \\ \text{---} \\ | \\ C \end{array})$$

$$s_3 \rightarrow a=Y, b=YY, c=R, d=g \quad (\text{Diagram: } \begin{array}{c} C \\ | \\ \text{---} \\ | \\ D \end{array})$$

$$s_4 \rightarrow a=g, b=Y, c=YY, d=R \quad (\text{Diagram: } \begin{array}{c} C \\ | \\ \text{---} \\ | \\ D \end{array})$$

$$s_5 \rightarrow a=g, b=g, c=Y, d=YY \quad (\text{Diagram: } \begin{array}{c} D \\ | \\ \text{---} \\ | \\ A \end{array})$$

$$s_6 \rightarrow a=g, b=g, c=g, d=Y \quad (\text{Diagram: } \begin{array}{c} D \\ | \\ \text{---} \\ | \\ B \end{array})$$

(back to ideal) $\rightarrow s_0$

$$(s_0 \xrightarrow{X=1} s_1 \rightarrow s_2 \rightarrow s_3 \rightarrow s_4 \rightarrow s_5 \rightarrow s_6 \xrightarrow{\text{rest}} s_0 \xrightarrow{X=1} s_1 \rightarrow s_2 \dots)$$

VHDL Coding

① module description

```
module auto_rail_signal(
    output reg [1:0] a,b,c,d,
    input x,           // for trigger
    input clk,         // reset = clk
    );
```

② parameter defining

Parameter $r = 2^1'd0$;

at large " " $y_y = 2^1'd1$;

" small of " $y_y = 2^1'd2$;

" " $y_g = 2^1'd3$;

③ defining states

Parameter $s_0 = 3^1'd0$; $((a,b,c,d) = g)$

" $s_1 = 3^1'd1$;

" $s_2 = 3^1'd2$;

} as per described
in prev. pg.

parameter $s_6 = 3^1'd6$;

④ Using constant intervals

integer q2r_delay = 10; $((b \rightarrow R) = 10\text{sec})$

" r2yy_delay = 10; $((R \rightarrow YY) = 10\text{sec})$

" yy2y_delay = 10; $((YY \rightarrow Y) = 10\text{sec})$

" y2g_delay = 20; $((Y \rightarrow g) = 20\text{sec})$

⑤ declaring State Registers

reg [2:0] state, next_state;

⑥ Synchronising state reg

always @ (posedge clk) begin

if (clr)

state <= 0; // idle state if clr = 1

else

state <= next_state; // if clr 0 → next state

end

transit

⑦ OP logic

always @ (state) begin

a = g; b = g; c = g; d = g; // default
case (state)

s0 : begin

a = g; b = g; c = g; d = g;

end

s1 : begin

a = r; b = g; c = g; d = g;

end

{ s2, s3, s4, s5 }

s6 : begin

a = g; b = g; c = g; d = y;

end

endcase

end

8) Next State Logic

always @ (state or n) begin

case (state)

S0 : begin

if (x)

next-state = S1;

else

next-state = S0;

end

S1 : begin

(a)* { repeat (q2 & delay) @ (posedge CLK);
next-state = S2;

end

S2 : begin

(a)* { repeat (q2 & y delay) @ (posedge CLK);

{ next-state = S3;

end

*: { S3 \Rightarrow y & y delay \Rightarrow n.s = S4. II(a)

{ S4 \Rightarrow y & q delay \Rightarrow n.s = S3 II(a)

S3 : begin

{ repeat (q2 & delay) @ (posedge CLK)

{ next-state = S6;

end

S6 : begin

if (x)

next-state = S6; // if x = trigger = 1

else

next-state = S0; // else x = 0

end

default : next-state = S0;

endcase