


1-Bit SRAM (Static Random Access Memory)

- It can store 1-bit data and perform both read and write opn.



1-Bit SRAM structural block

- It uses clk-controlled storage element to write data and an address ctrl signal to determine if the cell is active
- ① when read-write = 1 & address = 1
ckt writes inp data-in into int. storage (data)
 - ② when read-write = 0 & address = 1
ckt reads the stored data and sends it to
otp data out
 - ③ when address = 0 \Rightarrow cell is inactive
and otp in high impedance (1'bZ) disconnecting
it from databus

• So, simple 1-bit SRAM cell mimics a basic memory unit capable of controlled read/write opⁿ using clk and address signals.

• Step-by-step Explanation

① I/p and o/p :-

- ⇒ data_in - bit to be written into memory
- ⇒ read-write - control (1 → write, 0 → Read)
- ⇒ address - Enable the memory cell
- ⇒ clk - clk signal
- ⇒ data_out - output for read data

② Internal Reg. :-

reg_data acts as storage element to hold 1-bit

③ write operatⁿ :

on every +ve clk edge, if $\boxed{\text{read-write} = 1}$
and $\boxed{\text{address} = 1}$

* data_in stored into data

④ Read operatⁿ :

if $\boxed{\text{read-write} = 0}$
 $\boxed{\text{address} = 1}$

* The stored value data is sent to data_out

⑤ Otherwise, when $\boxed{\text{address} = 0}$

- ⇒ Output is set to high impedance (1'bZ)
- ⇒ Cell is not driving Bus.