


# 4x4 ROM (4 words x 4 bits.)

- A small ROM with 4 address (2-bit addr) and 4-bit data words.
- Suppose contents are preinitialised (0, 5, 10, 15)
- When en=1, ROM outputs [data-out = mem[address]] synchronised on the rising CLK
- When en=0, ROM output to high impedance (1'bZ)
- Since this is Read-only lookup table - no write
- Formula almost similar to RAM.  
Memory capacity =  $2^n$  words  $\times m$  bits/word



- Storage :- [3:0] register [0:3] - 4 entries, each 4 bits
- Initialization :- loads register [0]=0, register [1]=5  
register [2]=10, register [3]=15  
and set data-out=0

- Read logic :- on each rising CLK
  - ⇒ if  $en=1$ ,  $reg[addr]$  is shown on data-out.  
(Synchronous read)
  - ⇒ if  $en=0$ , data-out = 1'bz

Logic block

```
always @ (posedge CLK) begin
    if (en)
        data-out = register [address];
    else
        data-out = 1'dz;
end
```