Contact

www.linkedin.com/in/anandiyer02 (LinkedIn)

Top Skills

Power Integrity

Thermal Analysis

Voltage

Certifications

Management Excellence at Microsoft: Model, Coach, Care

SNUG Silicon Valley 2023 - Technical Committee

Machine Learning by Stanford University on Coursera. Certificate earned at Sunday, April 22, 2018 2:22 PM GMT

Senior Member

Microsoft Global Hackathon 2021

Publications

Closing the Power Gap between ASIC & Custom Tools and Techniques for Low Power Design

Overcoming IR Challenge for Reticle Sized ASIC in New Architecture and Advanced Node

Patents

Method and Apparatus for Power Efficient Lossless Compression and Decompression

Anand Iyer

Head of Power MTS (Driving power efficiency for AI designs) | Ex-Synopsys | Ex-Microsoft (MAIA power lead)

Morgan Hill, California, United States

Summary

- Building world class flows to achieve power efficiency for sub-10nm designs in both HPC and low power classes of designs. Examples are AR/VR (Hololens), Gaming (XBOX) etc.
- End to end experience as power lead in power estimation, modeling, optimization and silicon validation for a high-performance SoC design
- Experience with defining, implementing and validating thermal management micro-architectures
- Proponent of DFP methodology (DFP culture) with metric-based PPA closure.
- Demonstrated expertise in power verification with UPF-based flows

Experience

Etched

Head of Power MTS

October 2025 - Present (10 months)

Synopsys Inc

4 years

SOC Senior Architect

February 2024 - Present (2 years 6 months)

Principal Engineer

August 2022 - October 2025 (3 years 3 months)

Microsoft

6 years 10 months

Principal Design Engineer

March 2020 - August 2022 (2 years 6 months)

California

Senior Design Engineer

November 2015 - March 2020 (4 years 5 months)
Mountain View CA

Power management design and analysis of 16FF Holographic Processing Unit, pioneering advanced ASIC flow concepts

Improving designer productivity across RTL design, RTL compilation, power analysis, and low power design and validation.

Mentor Graphics
Director Product Management
2014 - 2015 (1 year)
San Jose

- Revamped the product strategy with a data-driven approach to engagements and customer successes
- # of customer engagements grew manifold with a new product introduction
- Improved product perception from a distant third to a close second by relentless emphasis on customer obsession.

AMD
Applications Engineering Manager
2010 - 2014 (4 years)
Sunnyvale

- Successfully drove the transition from Einstimer to PrimeTime which boosted the EDA tool savings and enabled AMD to standardize on a single-vendor flow
- PD team augmentation for several vital projects which resulted in on-time tapeout of advanced chips.
- Expertise in low power helped to implement a power gating scheme for the interface block. This met or exceeded the power targets.

Achronix Semiconductor
Technology Consultant
2008 - 2010 (2 years)

- Architected a power gating scheme for the asynchronous FPGA and demonstrated 50% power savings with minumum area impact.

Cadence Design Systems
Director of Low Power Solutions
2007 - 2008 (1 year)

- Positioned Cadence as the leader in low power designs

- Rigorous campaign around "Low Power Made Easy" to impact product revenues by ~$150Million
- Devised a sales strategy around adjacent products to enable product "pull"

Synopsys Inc.
Product Director - Low Power Verification
2007 - 2007 (less than a year)

- Improved industry perception by launching technology-focused campaign resulting in company's acquisition by Synopsys

Cadence
Product Management - Encounter products
2000 - 2006 (6 years)

- Established Cadence as the leader of low power design tools through relentless customer obsession.
- Successfully thwarted the competition by intelligently positioning the product several times.
- Improved revenues to > $250 Million through new product introductions and customer focused updates

---

Education

University of California, Santa Barbara
Master’s Degree, Electrical and Computer Engineering

Santa Clara University
MBA, International Business

Indian Institute of Technology, Bombay
MTech, Reliability Engineering

Stanford University Graduate School of Business
MOOC course on "Finance of Retirement and Pensions" by NovoEd

University of Kerala
B.Tech, Applied Electronics and Instrumentation