

\_\_\_\_\_

Due: 02/24/2020

## **Education Objective**

The educational objective of this demo is to become familiar with the creation of custom components that can interface with the NIOS II through the Avalon Switch Fabric.

## **Technical Objective**

The technical objective of this laboratory is to design a custom component for the NIOS II that stores eight 32-bit values. Conduit interfaces to the DE1-SoC board allow for an address to be entered through the switches and the value stored at that location to be displayed on the LEDs. The component generates an interrupt to the NIOS II if the address on the switches is greater than 7.

## **Background**

The QSYS System Builder allows a designer to quickly create digital system by interconnecting selected QSYS components, such as processors, memory controllers, and serial ports, etc. The QSYS System Builder includes many pre-designed components that may be may be used in a system. It is also possible for users to create their own custom Qsys components.

A QSYS ready component is a hardware design that is available as a library component for use in the QSYS System Builder. Typically, the component contains two parts. The first part is internal hardware modules that implement the desired functionality of the component. The second part of a component is the Avalon Interfaces that allows the component to communicate with other components that exist in the system, such as the Nios II processor.

In this demonstration we will create a custom component written in VHDL that will be a slave to the Nios II processor. In addition, the component will also be capable of interfacing to other hardware peripherals or logic in the FPGA that is located outside of the QSYS system.


Once a custom component is in VHDL, the component editor in the QSYS System Builder is used to create the necessary files and make the component part of the QSYS component library. Once a component is part of the library, it can be added to the system and linked to a processor in the same manner as the other components provided by Altera.

When the QSYS system is generated, the hardware description for the custom component becomes part of the nios\_system.vhd. If the component has signals that interface external to the system (**Avalon Conduit Interface**) those signals will be ports on the system entity.

### **Custom Component Demonstration**

For this demonstration, we will design a VHDL module that will create a QSYS ready custom component. A block diagram of the custom component is provided in below.






my\_custom\_ip| Figure 1: High-level Block Diagram of Custom Component

The data array in the custom component allows the processor to store 8 different 32-bit values within it. The external, or conduit, interface allows for an address from an external source (the switches on the DE1 board in our case). The data stored in the data array at the address specified will be displayed on the ext\_data port. In our case this will be the LEDs on the DE1-SoC board. If the invalid signal (asserted if the address selected is greater than 7) is active, the custom component will interrupt the processor.

#### **Building the Hardware**

- 1. Download the Custom\_Component\_Suport\_Files zip file located on MyCourses and unzip it.
- 2. Open the file <a href="mailto:custom\_ip.vhd">custom\_ip.vhd</a> and read through it so you understand it.
- 3. Create a new Quartus II project for your system and name it <a href="custom\_component\_demo">custom\_component\_demo</a>.
- 4. Use QSYS System Builder to create a system named nios\_system, which includes the following components:
  - Nios II/e processor
  - 32K On-chip memory
  - JTAG Uart
  - Sysid
- 5. At this point your system should look like this:





\_\_\_\_\_

### Figure 2: nios\_system in QSYS

- Now we will create our custom component. Choose File > New Component or click on clicking on New component in the Component Library window of QSYS.
- 7. The first step in creating a component is to specify where in the Component Library our new component will appear. In the **Component Type** tab, change the **Name** to my\_custom\_ip, the **Display name** to my\_custom\_ip, and provide a name for the **Group** setting, such as ESDI\_IP. The group allows you to place custom components into specific libraries. Add your name by **Create By**. Your Component tab should similar to Figure 3. Click **Next** when done.




Figure 3: Component Type Tab of Component Editor

- 8. Select the Files tab and add the file custom\_ip.vhd that was provided by clicking on Add File...
- 9. Once the file(s) have been added to the Component Editor, click on the **Analyze Synthesis Files**. This will cause the Component Editor to analyze the file for any problems. <u>You will get some errors.</u>
- 10. Click on the **Signals & Interfaces** tab. In the left panel on the bottom, click on <<add interface>> and choose conduit. Choose **reset** in the **associated reset box**. Select **ext\_addr\_export** in the signal list and drag it under **conduit\_end**. Do the same for **ext\_data\_export** and **invalid\_export**.
- 11. Click on **ext\_addr\_export** and change the **Signal Type** to **ext\_addr.** Do the same for **ext\_data\_export** and **invalid\_export**, changing their Signal Types to **ext\_data** and **invalid** respectively.
- 12. Choose <<add interface>> and choose interrupt sender. Choose reset in the associated reset box. Select irq in the signal list and drag it under interrupt\_sender. Change Signal Type to irq. Click on interrupt\_sender. In the Parameters area, change Associated addressable interface to Avalon\_slave
- 13. Click on Avalon\_slave\_0 and set the Associated Reset to reset.
- 14. At this point your **Signal & Interfaces** tab should look like this:



Name

avalon\_slave\_0

address [3] address

write [1] write

writedata [32] writedata

<add signal>>

clock Clock Input

ch [1] dk

conduit\_end Conduit

ext\_data\_export [3] ext\_data

invalid\_export [1] invalid

<add signal>>

interrupt\_sender Interrupt Sender

interrupt\_sender Interrupt Sender

interrupt\_sender Interrupt Sender

interrupt\_sender Interrupt Sender

cadd signal>>

cadd interface>>

cadd interface>>

cadd interface>>

Figure 4: Signal Tab of Component Editor

- 15. Click on Finish... and save.
- 16. In the IP Catalog in Qsys, click on ESDI\_IP and double click on my\_custom\_ip. Click Finish in the pop-up box and then complete the signal connections. Export the conduit and name the export custom\_ip. Make the custom\_ip component the highest priority interrupt.
- 17. Generate the VHDL.
- 18. The top-level VHDL file (custom\_component\_demo.vhd) is provided for you. Add this file to the Quartus II project and set it as the Top-Level entity. Remember to also add the IP variation file (.qip) to your Quartus II project and specify the pin assignments.
- 19. Compile your Quartus II Project and program the Cyclone V FPGA on the DE1-SoC board.

### **Building the Software**

- 1. Open the Nios II Software Build Tools for Eclipse. Create a NIOS II App and BSP from template. Name the project **custom\_component** and choose **Blank Project**.
- 2. The C program for the demonstration is provided for you in the downloaded ZIP file. Add the file <a href="custom\_component\_demo.c">custom\_component\_demo.c</a> file to your <a href="custom\_component">custom\_component</a> App folder.
- 3. Generate the BSP, copy system.h from the bsp to the app folder and build the project. Choose Debug as > NIOS II Hardware.
- Click on the resume icon and change switches 2-0 on the DE1-SoC board to view the data in the custom IP.
- 5. Now raise SW3 and notice that an error message appears in the console window of the EDS. This error occurs because when SW3 = 1, an address 8 or greater is being accessed, but the component only has 7 locations.

<u>Demo</u>: Submit a video in the dropbox, or demo in lab, steps 4 and 5 from the Building the Software section.