

## Floating Point

### Operations Supported

Only the most basic floating point operations are supported with hardware. Supported operations include addition, subtraction, multiplication, division, absolute value, integer to float and float to integer conversions. Also supported are comparison operations. There are also a number of control and status instructions.

#### Supported Operations:

Mnemonic	Precision	Clocks	Operation
FADD	S,D	4	addition
FSUB	S,D	4	subtraction
FMUL	S,D	4	multiplication
FDIV	S,D	12,21	division
FABS	S,D	1	absolute value
FNEG	S,D	1	negation
FTOI	S,D	2	float to integer
ITOF	S,D	2	integer to float
FSIGN	S,D	1	sign of value
FMAN	S,D	1	mantissa of value
FSTAT	-	1	get status register
FRM	-	1	set rounding mode
FTX	-	1	trigger exception
TCX	-	1	clear exception
TDX	-	1	disable exception
FEX	-	1	enable exception
FCMP	S, D	1	comparison
FTST	S, D	1	test against zero

### Representation

The floating point format is an IEEE-754 representation for both single and double precision. Briefly,

#### Double Precision Format:

63	62	61	52	51	0
$S_M$	$S_E$	Exponent			Mantissa

#### Single Precision Format:

31	30	29	23	22	0
----	----	----	----	----	---

$S_M$	$S_E$	Exponent	Mantissa
-------	-------	----------	----------

$S_M$  – sign of mantissa

$S_E$  – sign of exponent

The exponent and mantissa are both represented as two's complement numbers, however the sign bit of the exponent is inverted.

$S_E$ EEEEEEEE	
1111111111	Maximum exponent
....	
0111111111	exponent of zero
....	
0000000000	Minimum exponent

The exponent ranges from -1024 to +1023 for double precision numbers

If the core is built with the 32 bit data-bus 64 bit double precision floating point is unavailable.

Floating point comparisons and tests are executed on the integer ALU. This allows a comparison operation to proceed in parallel with another floating point operation.

## Performance

Generally, double precision operations are just as fast as single precision operations with the exception of the divide operation which takes multiple clock cycles.

The floating point divider uses a radix 8 division. (three bits are processed each clock cycle).

## Floating Point Instruction Set

### FABS – Absolute Value

#### Description:

This instruction takes the absolute value of a double precision floating point number contained in a general purpose register. The sign bit of the number is cleared. The precision of the number is not affected and number is not rounded.

#### Instruction Format:

31 28	27	22	21	16	15	8	7	0
5 <sub>4</sub>	Rt <sub>6</sub>	Ra <sub>6</sub>	77 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Clock Cycles:** 1

**Execution Units:** All Floating Point

#### Operation:

$$Rt = Ra$$

**FABSS – Single Precision Absolute Value****Description:**

This instruction takes the absolute value of a single precision floating point number contained in a general purpose register. The sign bit of the number is cleared.

**Instruction Format:**

31 28	27	22	21	16	15	8	7	0
5 <sub>4</sub>	Rt <sub>6</sub>	Ra <sub>6</sub>	79 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Clock Cycles:** 1**Execution Units:** All Floating Point**Operation:**

Rt = Ra

**FADD – Floating point addition****Description:**

Add two double precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

**Instruction Format:**

39	34	33	28	27	22	21	16	15	8	7	0
8 <sub>6</sub>	Rt <sub>6</sub>			Rb <sub>6</sub>			Ra <sub>6</sub>	78h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 4

**Execution Units:** All Floating Point

**FADDS – Floating Point Single Precision addition****Description:**

Add two single precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

**Instruction Format:**

39	34	33	28	27	22	21	16	15	8	7	0
18 <sub>6</sub>	Rt <sub>6</sub>			Rb <sub>6</sub>			Ra <sub>6</sub>	78h <sub>8</sub>	Pn <sub>4</sub>	Pc <sub>4</sub>	

**Clock Cycles:** 4

**Execution Units:** All Floating Point

## FCMP - Float Compare

### Description:

The register compare instruction compares two registers as floating point doubles and sets the flags in the target predict register as a result. While this is a floating point operation it is executed on the integer ALU.

### Instruction Format:

3128	27	22	21	16	15 12	11 8	7	0
2 <sub>4</sub>	Rb <sub>6</sub>	Ra <sub>6</sub>	1 <sub>4</sub>	Pt <sub>4</sub>	Pn <sub>4</sub>	Pc <sub>4</sub>		

**Clock Cycles:** 1

**Execution Units:** All ALU's

### Operation:

```
if Ra < Rb
    P.lt = true
else
    P.lt = false
if mag Ra < mag Rb
    P.ltu = true
else
    P.ltu = false
if Ra = Rb
    P.eq = true
else
    P.eq = false
if unordered
    P.un = true
else
    P.un = false
```

## FCMPS - Float Compare Single

### Description:

The register compare instruction compares two registers as floating point singles and sets the flags in the target predict register as a result. While this is a floating point operation it is executed on the integer ALU.

### Instruction Format:

3128	27	22	21	16	15 12	11 8	7	0
1 <sub>4</sub>	Rb <sub>6</sub>	Ra <sub>6</sub>	1 <sub>4</sub>	Pt <sub>4</sub>	Pn <sub>4</sub>	Pc <sub>4</sub>		

**Clock Cycles:** 1

**Execution Units:** All ALU's

### Operation:

```
if Ra < Rb
    P.lt = true
else
    P.lt = false
if mag Ra < mag Rb
    P.ltu = true
else
    P.ltu = false
if Ra = Rb
    P.eq = true
else
    P.eq = false
if unordered
    P.un = true
else
    P.un = false
```



**FDIV – Floating point division****Description:**

Divide two double precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

**Instruction Format:**

39	34	33	28	27	22	21	16	15	8	7	0
Bh <sub>6</sub>	Rt <sub>6</sub>			Rb <sub>6</sub>		Ra <sub>6</sub>		78h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 21**Execution Units:** All Floating Point

**FDIVS – Single Precision Floating point division****Description:**

Divide two single precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

**Instruction Format:**

39	34	33	28	27	22	21	16	15	8	7	0
1B <sub>h</sub> <sub>6</sub>		Rt <sub>6</sub>		Rb <sub>6</sub>		Ra <sub>6</sub>		78h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 12**Execution Units:** All Floating Point

## FCX – Clear Floating Point Exceptions

### Description:

This instruction clears floating point exceptions. The Exceptions to clear are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

### Instruction Format:

31 28	27	22	21	16	15	8	7	0
D <sub>4</sub>	Immed <sub>6</sub>	Ra <sub>6</sub>	79 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Execution Units:** All Floating Point

### Operation:

### Exceptions:

Bit	Exception Enabled
0	global invalid operation clears the following: <ul style="list-style-type: none"> <li>- division of infinities</li> <li>- zero divided by zero</li> <li>- subtraction of infinities</li> <li>- infinity times zero</li> <li>- NaN comparison</li> <li>- division by zero</li> </ul>
1	overflow
2	underflow
3	divide by zero
4	inexact operation
5	summary exception

## FDX – Disable Floating Point Exceptions

### Description:

This instruction disables floating point exceptions. The Exceptions disabled are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

### Instruction Format:

31 28	27	22	21	16	15	8	7	0
F <sub>4</sub>	Immed <sub>6</sub>	Ra <sub>6</sub>	79 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Execution Units:** All Floating Point

### Operation:

### Exceptions:

Bit	Exception Disabled
0	invalid operation
1	overflow
2	underflow
3	divide by zero
4	inexact operation
5	reserved

## FEX – Enable Floating Point Exceptions

### Description:

This instruction enables floating point exceptions. The Exceptions enabled are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

### Instruction Format:

31 28	27	22	21	16	15	8	7	0
E <sub>4</sub>	Immed <sub>6</sub>	Ra <sub>6</sub>	79 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Execution Units:** All Floating Point

### Operation:

### Exceptions:

Bit	Exception Enabled
0	invalid operation
1	overflow
2	underflow
3	divide by zero
4	inexact operation
5	reserved

## FTX – Trigger Floating Point Exceptions

### Description:

This instruction triggers floating point exceptions. The Exceptions to trigger are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

### Instruction Format:

31 28	27	22	21	16	15	8	7	0
C <sub>4</sub>	Immed <sub>6</sub>	Ra <sub>6</sub>	79 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Execution Units:** All Floating Point

### Operation:

### Exceptions:

Bit	Exception Enabled
0	global invalid operation
1	overflow
2	underflow
3	divide by zero
4	inexact operation
5	reserved

## FMAC – Floating Point Multiply Accumulate (planned)

### Description:

Multiply two floating point numbers in registers Ra and Rb add a third number from register Rc and place the result into target register Rt.

### Instruction Format:

4745	44 40	39	34	33	28	27	22	21	16	15	8	7	0
$\sim_3$	O <sub>5</sub>	Rt <sub>6</sub>	Rc <sub>6</sub>	Rb <sub>6</sub>	Ra <sub>6</sub>	76h <sub>8</sub>	Pn <sub>4</sub>	Pc <sub>4</sub>					

**Clock Cycles:** 8

**Execution Units:** All Floating Point

O <sub>5</sub>	Precision	Mnemonic	Operation	
8	S	FMAC.S	$Rt = (Ra * Rb) + Rc$	multiply accumulate
9	S	FMAS.S	$Rt = (Ra * Rb) - Rc$	multiply subtract
10	S	FNMAC.S	$Rt = -((Ra * Rb) + Rc)$	negate multiply accumulate
11	S	FNMAS.S	$Rt = -((Ra * Rb) - Rc)$	negate multiply subtract
16	D	FMAC	$Rt = (Ra * Rb) + Rc$	multiply accumulate
17	D	FMAS	$Rt = (Ra * Rb) - Rc$	multiply subtract
18	D	FNMAC	$Rt = -((Ra * Rb) + Rc)$	negate multiply accumulate
19	D	FNMAS	$Rt = -((Ra * Rb) - Rc)$	negate multiply subtract

**FMAN – Mantissa of Number****Description:**

This instruction provides the mantissa of a double precision floating point number contained in a general purpose register as a 52 bit zero extended result. The hidden bit of the floating point number remains hidden.

**Instruction Format:**

31 28	27	22	21	16	15	8	7	0
7 <sub>4</sub>	Rt <sub>6</sub>	Ra <sub>6</sub>	77 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Clock Cycles:** 1**Execution Units:** All Floating Point**Operation:**

$$Rt = Ra$$



**FMANS – Mantissa of Number****Description:**

This instruction provides the mantissa of a single precision floating point number contained in a general purpose register as a 23 bit zero extended result. The hidden bit of the floating point number remains hidden.

**Instruction Format:**

31 28	27	22	21	16	15	8	7	0
7 <sub>4</sub>	Rt <sub>6</sub>	Ra <sub>6</sub>	79 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Clock Cycles:** 1**Execution Units:** All Floating Point**Operation:**
$$Rt = Ra$$

**FMOV – Move Double Precision****Description:**

This instruction moves one general purpose register to another. This instruction is shorter and uses one less register port than using the OR instruction to move between registers. See also the [MOV](#) instruction. This instruction currently performs the same operation as the MOV instruction.

**Instruction Format:**

31	28	27	22	21	16	15	8	7	0
O <sub>4</sub>		Rt <sub>6</sub>		Ra <sub>6</sub>		77 <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 1**Execution Units:** All Floating Point**Operation:**
$$Rt = Ra$$

## FMOVS – Move Single Precision

### Description:

This instruction moves one general purpose register to another. This instruction is shorter and uses one less register port than using the OR instruction to move between registers. See also the [MOV](#) instruction. This instruction currently performs the same operation as the MOV instruction.

### Instruction Format:

31 28	27	22	21	16	15	8	7	0
O <sub>4</sub>	Rt <sub>6</sub>	Ra <sub>6</sub>	79 <sub>8</sub>		Pn <sub>4</sub>		Pc <sub>4</sub>	

**Clock Cycles:** 1

**Execution Units:** All Floating Point

### Operation:

Rt = Ra

**FMUL – Floating point multiplication****Description:**

Multiply two double precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

**Instruction Format:**

39	34	33	28	27	22	21	16	15	8	7	0
Ah <sub>6</sub>	Rt <sub>6</sub>			Rb <sub>6</sub>		Ra <sub>6</sub>		78h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 4**Execution Units:** All Floating Point

**FMULS – Single Precision Floating point multiplication****Description:**

Multiply two single precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

**Instruction Format:**

39	34	33	28	27	22	21	16	15	8	7	0
1Ah <sub>6</sub>		Rt <sub>6</sub>		Rb <sub>6</sub>		Ra <sub>6</sub>		78h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 4**Execution Units:** All Floating Point

**FNEG – Negate Register****Description:**

This instruction negates a double precision floating point number contained in a general purpose register. The sign bit of the number is inverted.

**Instruction Format:**

31 28	27	22	21	16	15	8	7	0
4 <sub>4</sub>	Rt <sub>6</sub>	Ra <sub>6</sub>	77 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Clock Cycles:** 1**Execution Units:** All Floating Point**Operation:** $Rt = Ra$

**FNEGS – Negate Single Precision****Description:**

This instruction negates a single precision floating point number contained in a general purpose register. The sign bit of the number is inverted.

**Instruction Format:**

31 28	27	22	21	16	15	8	7	0
4 <sub>4</sub>	Rt <sub>6</sub>	Ra <sub>6</sub>	79 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Clock Cycles:** 1**Execution Units:** All Floating Point**Operation:** $Rt = Ra$

## FRM – Set Floating Point Rounding Mode

### Description:

This instruction sets the rounding mode bits in the floating point control register (FPSCR). The rounding mode bits are set to the bitwise 'or' of an immediate field in the instruction and the contents of register Ra. Either Ra or the immediate field should be zero.

### Instruction Format:

31 28	27	22	21	16	15	8	7	0
D <sub>4</sub>	Imm <sub>6</sub>	Ra <sub>6</sub>	77 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Execution Units:** All Floating Point

### Operation:

FPSCR.RM = Ra | Immediate



**FSIGN – Sign of Number****Description:**

This instruction provides the sign of a double precision floating point number contained in a general purpose register as a floating point double result. The result is +1.0 if the number is positive, 0.0 if the number is zero, and -1.0 if the number is negative.

**Instruction Format:**

31 28	27	22	21	16	15	8	7	0
6 <sub>4</sub>	Rt <sub>6</sub>	Ra <sub>6</sub>	77 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Clock Cycles:** 1**Execution Units:** All Floating Point**Operation:**
$$Rt = Ra$$

**FSIGNS – Single Precision Sign of Number****Description:**

This instruction provides the sign of a single precision floating point number contained in a general purpose register as a floating point single result. The result is +1.0 if the number is positive, 0.0 if the number is zero, and -1.0 if the number is negative.

**Instruction Format:**

31 28	27	22	21	16	15	8	7	0
6 <sub>4</sub>	Rt <sub>6</sub>	Ra <sub>6</sub>	79 <sub>8</sub>			Pn <sub>4</sub>	Pc <sub>4</sub>	

**Clock Cycles:** 1**Execution Units:** All Floating Point**Operation:**
$$Rt = Ra$$

## FSTAT – Get Floating Point Status and Control

### Description:

The floating point status and control register may be read using the FSTAT instruction. The format of the FPSCR register is outlined on the next page.

### Instruction Format:

31	28	27	22	21	16	15	8	7	0
C <sub>4</sub>		Rt <sub>6</sub>		~ <sub>6</sub>		77 <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Execution Units:** All Floating Point

### Operation:

Rt = FPSCR

**Floating Point Status And Control Register Format:**

Bit		Symbol	Description
31:29	<b>RM</b>	rm	rounding mode (unimplemented)
28	<b>E5</b>	inexe	- inexact exception enable
27	<b>E4</b>	dbzxe	- divide by zero exception enable
26	<b>E3</b>	underxe	- underflow exception enable
25	<b>E2</b>	overxe	- overflow exception enable
24	<b>E1</b>	invopxe	- invalid operation exception enable
23	<b>NS</b>	ns	- non standard floating point indicator
<b>Result Status</b>			
22		fractie	- the last instruction (arithmetic or conversion) rounded intermediate result (or caused a disabled overflow exception)
21	<b>RA</b>	rawayz	rounded away from zero (fraction incremented)
20	<b>SC</b>	C	denormalized, negative zero, or quiet NaN
19	<b>SL</b>	neg <	the result is negative (and not zero)
18	<b>SG</b>	pos >	the result is positive (and not zero)
17	<b>SE</b>	zero =	the result is zero (negative or positive)
16	<b>SI</b>	inf ?	the result is infinite or quiet NaN
<b>Exception Occurrence</b>			
15	<b>X6</b>	swt	{reserved} - set this bit using software to trigger an invalid operation
14	<b>X5</b>	inerx	- inexact result exception occurred (sticky)
13	<b>X4</b>	dbzx	- divide by zero exception occurred
12	<b>X3</b>	underx	- underflow exception occurred
11	<b>X2</b>	overx	- overflow exception occurred
10	<b>X1</b>	giopx	- global invalid operation exception – set if any invalid operation exception has occurred
9	<b>GX</b>	gx	- global exception indicator – set if any enabled exception has happened
8	<b>SX</b>	sumx	- summary exception – set if any exception could occur if it was enabled - can only be cleared by software
<b>Exception Type Resolution</b>			
7	<b>X1T</b>	cvt	- attempt to convert NaN or too large to integer
6	<b>X1T</b>	sqrtn	- square root of non-zero negative
5	<b>X1T</b>	NaNComp	- comparison of NaN not using unordered comparison instructions
4	<b>X1T</b>	infzero	- multiply infinity by zero
3	<b>X1T</b>	zerozero	- division of zero by zero
2	<b>X1T</b>	infdiv	- division of infinities
1	<b>X1T</b>	subinfx	- subtraction of infinities
0	<b>X1T</b>	snanx	- signaling NaN

Greyed out items are not implemented.

**FSUB – Floating point subtraction****Description:****Instruction Format:**

39	34	33	28	27	22	21	16	15	8	7	0
9 <sub>6</sub>		Rt <sub>6</sub>		Rb <sub>6</sub>		Ra <sub>6</sub>		78h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 4**Execution Units:** All Floating Point

**FSUBS – Single Precision Floating point subtraction****Description:****Instruction Format:**

39	34	33	28	27	22	21	16	15	8	7	0
19 <sub>6</sub>		Rt <sub>6</sub>		Rb <sub>6</sub>		Ra <sub>6</sub>		78h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 4**Execution Units:** All Floating Point

**FTOI – Float to Integer****Description:**

This instruction converts a floating point double value to an integer value.

**Instruction Format:**

31	28	27	22	21	16	15	8	7	0
2 <sub>4</sub>		Rt <sub>6</sub>		Ra <sub>6</sub>		77h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 2

**Execution Units:** All Floating Point

**FTOIS – Single Precision Float to Integer****Description:**

This instruction converts a floating point single value to an integer value.

**Instruction Format:**

31	28	27	22	21	16	15	8	7	0
2 <sub>4</sub>		Rt <sub>6</sub>		Ra <sub>6</sub>		79h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 2

**Execution Units:** All Floating Point



## FTST – Float Register Test Compare

### Description:

The register test compare compares floating point double in a register against the value zero and sets the predicate flags appropriately. This instruction is executed on the integer ALU.

### Instruction Format:

2322	21 16	15 12	11 8	7	0
$2_2$	$Ra_6$	$O_4$	$Pt_4$	$Pn_4$	$Pc_4$

**Clock Cycles:** 1

**Execution Units:** All ALU's

### Operation:

```
if Ra < 0
    Pt.lt = 1
else
    Pt.lt = 0
if Ra = 0
    Pt.eq = 1
else
    Pt.eq = 0
if unordered
    Pt.un = 1
else
    Pt.un = 0
Pt.ltu = 0
```

**Exceptions:** none

## FTSTS – Float Single Test Compare

### Description:

The register test compare compares floating point single in a register against the value zero and sets the predicate flags appropriately. This instruction is executed on the integer ALU.

### Instruction Format:

2322	21 16	15 12	11 8	7	0
1 <sub>2</sub>	Ra <sub>6</sub>	O <sub>4</sub>	Pt <sub>4</sub>	Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 1

**Execution Units:** All ALU's

### Operation:

```
if Ra < 0
    Pt.lt = 1
else
    Pt.lt = 0
if Ra = 0
    Pt.eq = 1
else
    Pt.eq = 0
if unordered
    Pt.un = 1
else
    Pt.un = 0
Pt.ltu = 0
```

**Exceptions:** none

**ITOF – Integer to Float****Description:**

This instruction converts an integer value to a double precision floating point representation.

**Instruction Format:**

31	28	27	22	21	16	15	8	7	0
3 <sub>4</sub>		Rt <sub>6</sub>		Ra <sub>6</sub>		77h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 2

**Execution Units:** All Floating Point

## ITOFS – Integer to Float Single

### Description:

This instruction converts an integer value to a single precision floating point representation.

### Instruction Format:

31	28	27	22	21	16	15	8	7	0
3 <sub>4</sub>		Rt <sub>6</sub>		Ra <sub>6</sub>		79h <sub>8</sub>		Pn <sub>4</sub>	Pc <sub>4</sub>

**Clock Cycles:** 2

**Execution Units:** All Floating Point