Dark Star * Dragon Seven

General Architecture

Instruction Pipeline

DSD7 has a short three stage overlapped pipeline that allows many instructions to execute in a single clock cycle. Loads and stores stall the pipeline until the memory operation is complete.

Caching

The core has a four-way set-associative instruction cache. At reset the cache is loaded with the contents of block of memory (\$FFFC0000 to \$FFFC07FF). The core outputs an address sequence on the bus in order to load the cache during reset.

Register File

The core has a 32 entry, 32 bit general purpose register file. r0 always reads as a zero.

Data / Instruction Granularity

Data and instructions both use a minimum parcel size of 16 bits. Addresses refer to 16 bit quantities.

Bus Interface

The core uses one of two bus interface standards to interface to the system. The default standard in use is the WISHBONE bus. The alternate method of interfacing is a simple synchronous bus.

For the simple synchronous bus a bus transaction is assumed automatically to be completed at the end of a clock cycle unless the ready line (rdy_i) is brought low. Bus transactions are single cycle. The presence of valid data address on the bus is indicated by the vda_o signal. The presence of a valid instruction address is indicated by the vpa_o signal.

The WISHBONE bus operates as a bus master as detailed in the WISHBONE spec.

WISHBONE	Signal	Width	1/0	Purpose	
	hartid_i	32		identifies the core in a multi-core environment	
*	rst_i	1	- 1	resets the core	
*	clk_i	1	- 1	clock	
	irq_i	1		interrupt request	
	icause_i	9		interrupt cause code	
*	cyc_o	1	0	bus cycle is valid	
*	* stb_o		0	valid data strobe	
	vda_o 1		0	valid data address is on bus	
	vpa_o	1	0	valid program address is on bus	

	rdy_i	1	- 1	bus transaction is ready (active high)
*	err_i	1	I	bus error occurred (timeout)
*	lock_o	1	0	indicates the bus should be locked
*	wr_o	1	0	indicates a write cycle is taking place
*	sel_o	2	0	half-word lane select
*	adr_o	32	0	address bus
*	dat_i	32	I	input data
*	dat_o	32	0	output data
	sr_o	1	0	set address reservation
	cr_o	1	0	clear address reservation
	rb_i	1	I	address reservation status
	pcr_o	32	0	paging control register output (to mmu module)

hartid_i

This input bus is used to identify the core in a multi-core system. It should be a non-zero value and remain constant while the core is running. The value of this input is reflected in the hartid CSR register.

clk_i

The leading edge of the clock signal is the active edge. Core outputs become valid sometime after the leading edge of the clock. Data is latched into the core on the leading edge of the clock.

sel_o

sel_o identifies which half of the data bus is active. The same data should be placed on both halves of the data bus for 16 bit peripherals during a read transaction. During a 16 bit write transaction the core will place the same data on both halves of the data bus. Both halves of the data bus may be active at the same time for a word read or write.

adr_o

The adr_o signal indicates which 16 bit word should be transacted for the memory / I/O system. All addresses are 16 bit references. The core may address up to 4Gi words (8GiB) of memory or I/O.

sr_o

sr_o indicates that the memory system should place a reserved status on the address when a read operation takes place. Older reservations may be lost if the memory system depending on how many reservations the memory system can track. This signal is provided for use in multicore systems.

cr_o

The cr_o signal indicates that the memory system should clear the reserved status on the address when a write operation takes place. This signal is provided for use in multi-core systems.

rbi_i

This signal indicates to the core that the addressed memory cell has a reserved status and if a write to memory was successful. It will be true (1) if the address was still reserved during a write cycle. The core latches the status of the rb_i signal into the SEMA CSR during the SWC instruction.

Programming Model


General Purpose Registers

DSD7 has a set of 32, 32 bit registers (r0 to r31) for general purpose use. The r0 register is defined to read as zero. Register r31 is reserved for the stack pointer. The stack pointer although dedicated for stack access may also be used as a general purpose register. Which register is the stack pointer is actually configurable by the config register. The default is r31.

Register	Description / Suggested Usage	Saver
r0	always reads as zero	
r1-r2	return values	caller
r3-r10	temporaries	caller
r11-r17	register variables	callee
r18-r23	function arguments	caller
r24	type number / function	caller
	argument	
r25	class pointer / function argument	caller
r26	thread pointer	callee
r27	global pointer	
r28	exception link register	caller
r29	return address / link register	caller
r30	base / frame pointer	callee
r31	stack pointer	callee

Program Counter

The program counter is a half-word pointer. Instruction parcels are 16 bits wide. Instructions may be made up of multiple parcels. The program counter is 16 bit aligned and 16 bit oriented. Data is also 16 bit oriented referred to as half-word.



Interrupt State Stack

The interrupt state stack stores information required to restore the prior state when an interrupt occurs. This stack stores the program counter, the three general purpose registers (r1, r2, and r29), and status bits (interrupt mask). The stack is only 16 levels deep meaning interrupts can't nest more than 16 levels. This is actually not a limitation as interrupt nesting is rarely used. It is possible to modify the top element of the stack using the IPOP, IPUSH instructions coupled with the itos CSR.

R29 was chosen as state to be automatically stored and restored as it is the link register and therefore would allow calling subroutines one level deep in the interrupt service routine. It's convenient to have state save and restore code implemented as subroutines.

Control and Status Registers

One of the things the author liked about the RISCV ISA is the support for CSR's. There could potentially be up to four sets of CSR's depending on the available core operating levels. Currently only the machine level is supported. The CSR set selected is chosen from the upper two bits of the CSR register number which should be zero for the machine level. Since the register number is a 14 bit field there could be up to 4096 CSR's for each operating level.

Regno ₁₁	Width	OL	Name	Description
0x000	32			reserved – reads as zero
0x001	32	М	HARTID	hardware thread id
0x002	32	М	TICK	clock cycle counter
0x003	32		PCR	paging control register
Exception Pro	cessing			
0x004	32	М	VBA	trap vector table base address
0x006	32	М	CAUSE	exception cause register
0x007	32	М	BADADDR	bad address register
0x009	32	М	SCRATCH	scratch register
0x00C	32	М	SEMA	semaphores
0x00D	32	М	SP	alternate stack pointer
0x00E	32	М	SBL	stack bound – lower
0x00F	32	M	SBU	stack bound - upper
0x010	32		TCBP	tcb pointer/task register
0x011	32		CISC	compressed instruction set control
0x012	32	М	STATUS	status register
0x013	32	М	FPSTATS	floating point status
0x016	32	М	FPSTATQ	
0x018	32		FPHOLD0	
0x019	32		FPHOLD1	
0x01A	32		FPHOLD2	
0x01B	32		FPHOLD3	
0xFF0	32	М	CONFIG	configuration register
0xFFE	32	М	CAP	capabilities
0xFFF	32	М	IMPID	vendor ID and version number

Hardware Thread Identifier (CSR #001h)

This is an externally supplied identifier that identifies which hardware thread the core represents.

Tick (CSR #002h)

This read-only register contains a count of the number of clock cycles since the core was reset.

PCR (CSR #003h)

This register controls the paged memory management unit. A more detailed description is available under the section on memory management.

VBA (CSR #004h)

This register holds the address of the interrupt vector table. On reset the register contains the value \$FFFFFFEO. Room should be reserved in the table for future operating modes. Interrupts will vector to \$FFFFFFEO,\$FFFFFFE4,\$FFFFFES, and \$FFFFFFEC for operating level zero, one, two, and three respectively.

Cause (CSR #006h)

This register contains a code indicating the cause of an exception. The exception cause register is loaded by the INT instruction.

BADADDR (CSR #007)

This register contains the effective address for a load / store operation that caused a memory management exception. Note that the address of the instruction causing the exception is available in the EPC register (ITOS0).

Scratch (CSR #009h)

This register is available for scratchpad use. It is typically swapped with a GPR during exception processing.

SEMA (CSR #00Ch) Semaphores

This register is available for system semaphore or flag use. The least significant bit is tied to the reservation address status input (rb_i). It will be set if a SWC instruction was successful. The least significant bit is also cleared automatically when an interrupt (INT) or interrupt return (IRET) instruction is executed. Any one of the remaining bits may also be cleared by an IRET instruction. This could be a busy status bit for the interrupt routine. Bits in this CSR may be set or cleared with one of the CSRxx instructions. This register has individual bit set / clear capability.

The following is sample code for entrance into a system function.

```
asm {
                   csrrs r1,#$0C,#2
                                                        // read status bit and set it (bit mask)
                                                        // check bit #1
                   and
                          r1,r1,#2
                                                        // if it wasn't already set, okay to process
                          r1,r0,.0002
                   bea
                                                        // get exceptioned PC
                   csrrw r1,#$40,r0
                                                        // increment to skip over static parameter
                   add
                           r1,r1,#1
                   csrrw r0,#$40,r1
                                                        // write it back
                   csrrw r0,#$41,#E_Busy
                                                        // store busy status in ER1 to be returned in r1
                                                        // leave system busy status bit set
                   iret
.0002:
... <more code>
   asm {
                                                        // clear the system busy bit (bit number)
                         #1
                   iret
```

SP (CSR #00Dh)

This register is reserved for access to the alternate stack pointers for different operating levels.

SBL (CSR #00Eh)

The SBL register contains the address representing the lower bound of the stack. If an address is formed using one of the stack indexing registers (stack pointer x31 or base pointer x30) is lower than the SBL a stack fault occurs. This represents a stack overflow condition.

SBU (CSR #00Fh)

The SBU register contains the address representing the upper bound of the stack. If an address is formed using one of the stack indexing registers (stack pointer x31 or base pointer x30) is higher than the SBU a stack fault occurs. This represents a stack underflow condition.

TCB Pointer (Task) Register (CSR #010h)

This register contains a pointer to the task control block for the active task. The task control block address is 512 character aligned. This register is typically swapped with a GPR in order to save or restore task state in the TCB.

31 9	8		0
TCB Address ₃₁₉		09	

Compressed Instruction Set Control (CSR #011h)

_	31	20	19	8	7	0
	CIT Address ₃₁₂₀		~		ISID ₈	

This register controls where in memory the CIT appears (CITA) and which compressed instruction set is active (ISID). The default value of the register - \$FFE00000 selects instruction set zero and sets the CITA address range to \$FFE00000 to \$FFEFFFFF.

Instruction Space Identifier (ISID)

The instruction space identifier is an eight bit register used to determine which set of compressed instructions are to be used by the currently running program. The processor supports multiple sets of compressed instructions. It may be desirable to share the compressed instruction set between several programs as there is limited storage space for compressed instructions. The instruction space identifier forms the upper address bits for the table lookup. The lower address bits of the table are determined by the instruction code.

Compressed Instruction Table Address (CITA)

This register controls where in the memory map the compressed instruction set table appears. By default the value is \$FFE00000. Up to 1MB is reserved for this area. There is enough room for 256k compressed instructions. Regular store operations from non-user operating levels may be used to update the table in the chosen address range. However the table may not be read. The core will perform an external write cycle when it updates the table. There should not be another memory at the same location as the compressed instruction table.

ITOS CSR's

The ITOS CSR's act as the top of the interrupt stack. In order to allow nested interrupts the current top of stack must be pushed with the IPUSH instruction before interrupts are enabled in the interrupt subroutine.

ITOSO/EPC CSR #040h

This register contains the return address for the exceptioned instruction.

ITOS1/ER1 CSR #041h

This register contains the value of r1 at the point of exception.

ITOS2/ER2 CSR #042h

This register contains the value of r2 at the point of exception.

ITOS3 CSR #043h

This register contains the value of r29 at the point of exception.

ITOS4 CSR #044h

This register contains the cpu status bits. The least significant bit is the interrupt mask.



CONFIG CSR #FF0h

This register contains information controlling the configuration of the core.



regSP₅ This five bit field determines which processor register is used as the stack pointer. On reset it defaults to r31. r0, r1, r2, and r29 should not be used as the stack pointer.

CAP CSR #FFEh

This read-only register contains bits indicating core capabilities. The core may not implement all instructions in hardware in which case they must be emulated with software. There is a single bit for each optional core capability.

Format:

Data Addressability

Data addressability is the same as instruction addressability. All data is addressed as 16 bit half-words. The minimum size parcel of data that can be handled directly is 16 bits. Access for 16 bit data was allowed because instructions may be only 16 bits in size and the author feels it's best to keep the addressability of both code and data the same.

Exceptions

External Interrupts

There is very little difference between an externally generated exception and an internally generated one. An externally caused exception will force an INT instruction into the instruction stream. The INT instruction contains a cause code identifying the external interrupt source.

Effect on Machine Status

The operating level is always switched to the machine level on exception. It's up to the machine level code to redirect the exception to a lower operating level when desired. Further exceptions at the machine level are disabled automatically. Machine level code must enable interrupts at some point. This can be done automatically when the exception is redirected to a lower level by the REX instruction. The IRET instruction will also automatically enable further machine level exceptions.

Exception Stack

The program counter, r1, r2, r29 and status bits are pushed onto an internal stack when an exception occurs. This stack is only sixteen entries deep as that is the maximum amount of nesting that can occur. Further nesting of exceptions can be achieved by saving the state contained in the exception registers.

Exception Vectoring

Exceptions are handled through a single vector for a given operating level. More specific exception information is supplied in the cause register.

Exception Vector Table

The exception vector table contains instructions used to vector to handling routines. The instructions are typically a jump or branch instruction. The vector table is located by the vector base address (VBA) register. This register is set to \$FFFFFF00 on reset. Note that the reset vector is fixed and cannot be relocated.

Vector Address		
0xFFFFFF00	Exception from user level	
0xFFFFFF20	Exception from supervisor level	
0xFFFFFF40	Exception from hypervisor level	
0xFFFFFF60	Exception from machine level	
0xFFFFFF80	Non-maskable interrupt	
0xFFFFFFA0	Reset	

Reset

On a reset the core vectors to address \$FFFFFAO.

Exception Cause Codes

The following table outlines the cause code for a given purpose. These codes are specific to DSD7. Under the HW column an 'x' indicates that the exception is internally generated by the processor; the cause code is hard-wired to that use. An 'e' indicates an externally generated interrupt, the usage may vary depending on the system.

Cause		HW	Description
Code			
0			
1			
2			FMTK Scheduler
432		е	
433	KRST	е	Keyboard reset interrupt
434	MSI	е	Millisecond Interrupt
435	TICK	е	FMTK Tick Interrupt
463	KBD	е	Keyboard interrupt
488	DBZ	Х	divide by zero
489	OFL	Х	overflow
493	FLT	Х	floating point exception
497	EXF	Х	Executable fault
498	DWF	Х	Data write fault
499	DRF	Х	data read fault
500	SGB	Х	segment bounds violation
501	PRIV	Х	privilege level violation
504	STF	Х	stack fault
505	CPF	Х	code page fault
506	DPF	Х	data page fault
508	DBE	Х	data bus error
510	NMI	Х	Non-maskable interrupt

Memory Management Unit

Overview

The memory management unit is a simplified paged memory management unit. Memory management by the MMU includes virtual to physical address mapping. The MMU divides memory into 128kB pages (64k half-words). Processor address bits 16 to 24 are used as a nine bit index into a mapping table to find the physical page. The MMU remaps the nine address bits

into a twelve bit value used as address bits 16 to 27 when accessing a physical address. The lower sixteen bits of the address pass through the MMU unchanged. Also passing through the MMU unchanged are address bits 28 to 31. It is assumed that in the system where the MMU would be relevant, that some or all of the high order bits of an address would be left unconnected. The maximum amount of memory that may be mapped in the MMU is 64MiB per map out of a pool of 512MiB. Addresses with the most significant bit set (bit 31) are not mapped.

Map Tables

The mapping tables for memory management are stored directly in the MMU rather than being stored in main memory as is commonly done. The MMU supports up to 32 independent mapping tables. Only a single mapping table may be active at one time. The active mapping table is set in the paging control register (CSR #3) bits 0 to 4 – called the operate key. Mapping tables may be shared between tasks.

Map Caching / TLB

There isn't a need for a TLB or ATC as the entire mapping table is contained in the MMU. A TLB isn't required. Address mapping is still only single cycle.

Operate Key

The operate key controls which mapping table is actively mapping the memory space. The operate key is located in CSR #3 bits 0 to 4.

Access Key

The MMU mapping tables are present at I/O address \$FFDC4000 to \$FFDC41FF. All the mapping tables share the same I/O space. Only one mapping table is visible in the address space at one time. Which table is visible is controlled by an access key. The access key is located in the paging control register (CSR #3) bits 8 to 12.

Address Pass-through

Addresses pass through the MMU unaltered until the mapping enable bit is set. Until mapping is enabled, the physical address will match the virtual address. Additionally address bits 0 to 15 pass through the MMU unaltered. Address bits 28 to 31 pass through the MMU unaltered as well.

Mapping Table Layout

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
000				WP	PA27	PA26	PA25	PA24	PA23	PA22	PA21	PA20	PA19	PA18	PA17	PA16	
001				WP	PA27	PA26	PA25	PA24	PA23	PA22	PA21	PA20	PA19	PA18	PA17	PA16	
002				WP	PA27	PA26	PA25	PA24	PA23	PA22	PA21	PA20	PA19	PA18	PA17	PA16	
1FF				WP	PA27	PA26	PA25	PA24	PA23	PA22	PA21	PA20	PA19	PA18	PA17	PA16	
		,	,														

WP = write protect

PAxx = Physical address bit

Paging Control Register Layout

31	30	13	12	8	7	5	4	0
PE	~ ₁₈		AKe	2y 5		~	(OKey₅

PE = Paging Enable (1=enabled, 0 = disabled)

AKey = Access Key

OKey = Operate Key

Latency

The address map operation when enabled has a single cycle of latency. The ready line to the core is brought low for a cycle by the MMU. The MMU delays the (wr, vda, and vpa) control signals to memory.

Floating Point

Register Set

DSD7 contains an array of 64, 128 bit floating point registers. There is also a control and status register associated with the floating point unit.

Floating point register #0 is used internally by the core as a scratch register. For instance the result of a compare operation is stored in FPO. It should not be used for applications.

Floating point status may be read from the FPCSR using a CSRRW instruction. Floating point control flags may be updated using one of the control update instructions (FRM,FEX,FDX,FCX,FTX).

Operations

Only basic FP operations are supported, add, subtract, multiply, divide, and compare are instructions taking two operands. (FADD,FSUB,FMUL,FDIV,FCMP). Also supported are several instructions which require only a single operand (FABS,FNABS,FSIGN,FMAN,FNEG,FMOV).

Precision

The core only supports 128 bit quad precision floating point operations.

Detailed Instruction Set Description

ADD – Add Register to Register

Description:

Add two registers and place the result in the target register.

Instruction Format:

w0	04h ₆	~ ₅	Rt ₅	Rb₅	Ra₅	0Ch ₆	RR

Operation:

Rt = Ra + Rb

Clock Cycles: 1

ADDI – Add Immediate

Description:

Calculate the sum of a register and an immediate value and place the result in the target register.

Instruction Format:

w0	lm	mediate ₁₆	Rt ₅	Ra₅	04h ₆	I16					
w0	20h ₆	~10	Rt ₅	Ra₅	04h ₆	132					
w1		Immediate ₃₁₀									

Operation:

Rt = Ra + Imm

Clock Cycles: 1

AND – And Register to Register

Description:

Bitwise 'and' two registers and place the result in the target register.

Instruction Format:

-								
	w0	08h ₆	~ ₅	Rt ₅	Rb₅	Ra₅	0Ch ₆	RR

Operation:

Rt = Ra & Rb

Clock Cycles: 1

ANDI – Bitwise 'and' Immediate

Description:

Perform the bitwise 'AND' of a register and an immediate value and place the result in the target register.

Instruction Format:

w0	Immediate ₁₆		Rt ₅	Ra₅	08h ₆	I16
w0	20h ₆	~10	Rt ₅	Ra₅	08h ₆	132
w1						

Operation:

Rt = Ra & Imm

Clock Cycles: 1

ASR – Arithmetic Shift Right Register

Description:

Shift register to the right by an amount in a second register and place the result in the target register. The sign bit of the register is preserved.

Instruction Format:

1	w0	12h ₆	~ ₅	Rt ₅	Rb₅	Ra₅	0Ch ₆	RR

Operation:

Rt = Ra >> Rb

Clock Cycles: 1

Bcc – Branch on Compare to Register

Description:

Branch if a comparison condition between a register and another register value is true. The 13 bit displacement is shifted left and sign extended before being added to the program counter. The branch range is then +/- 8k half-words. The comparison is for signed arguments.

Instruction Formats:

Displacement ₁₃₁ Cond ₃ Rb ₅ Ra ₅	126
---	-----

Operation:

if (Ra cond #imm)

pc <= pc + displacement

Clock Cycles: 3 if branch is taken, otherwise 1

Cond ₃	Mne.	Description
0	BEQ	branch if equal
1	BNE	not equal
2	BAND	branch if a is true and b is true
3	BNAND	
4	BLT	signed less than
5	BGE	signed greater than or equal
6	BLE	signed less than or equal
7	BGT	signed greater than

BccU – Branch on Unsigned Compare to Register

Description:

Branch if a comparison condition between a register and another register value is true. The 13 bit displacement is shifted left and sign extended before being added to the program counter. The branch range is then +/- 8k half-words. The comparison is for unsigned arguments.

Instruction Formats:

Displacement ₁₃₁	Cond₃	Rb₅	Ra₅	126
-----------------------------	-------	-----	-----	-----

Operation:

if (Ra cond #imm)
pc <= pc + displacement

Clock Cycles: 3 if branch is taken, otherwise 1

Cond ₃	Mne.	Description
0		reserved
1		reserved
2	BOR	reserved
3	BNOR	reserved
4	BLTU	signed less than
5	BGEU	signed greater than or equal
6	BLEU	signed less than or equal
7	BGTU	signed greater than

Bccl – Branch on Compare to Immediate

Description:

Branch if a comparison condition between a register and an immediate value is true. The 13 bit displacement is shifted left and sign extended before being added to the program counter. The branch range is then +/- 8k half-words. The immediate value is sign extended before use. The value may be up to 32 bits in size. The comparison is for signed arguments.

Instruction Formats:

w0	Displacement ₁₃₁	Cond₃	Imm ₄₀	Ra₅	02 ₆	Bri5	
w0	Displacement ₁₃₁	Cond₃	10h₅	Ra₅	02 ₆	Bri32	
w1	Immediate ₃₁₀						

Operation:

if (Ra cond #imm)
pc <= pc + displacement

Clock Cycles: 3 if branch is taken, otherwise 1

Cond ₃	Mne.	Description
0	BEQI	branch if equal
1	BNEI	not equal
2	BANDI	branch if both true (non-zero)
3	BNANDI	branch if not both true
4	BLTI	signed less than
5	BGEI	signed greater than or equal
6	BLEI	signed less than or equal
7	BGTI	signed greater than

BccUI – Branch on Compare to Unsigned Immediate

Description:

Branch if a comparison condition between a register and an immediate value is true. The 13 bit displacement is shifted left and sign extended before being added to the program counter. The branch range is then +/- 8k half-words. The immediate value is sign extended before use. The value may be up to 32 bits in size. The comparison is for unsigned arguments.

Instruction Formats:

w0	Displacement ₁₃₁	Cond₃	Imm ₄₀	Ra₅	03 ₆	Bri5	
w0	Displacement ₁₃₁	Cond ₃	10h₅	Ra₅	03 ₆	Bri32	
w1	Immediate _{31.0}						

Operation:

if (Ra cond #imm)
pc <= pc + displacement

Clock Cycles: 3 if branch is taken, otherwise 1

Cond ₃	Mne.	Description
0	BBC	branch on bit clear
1	BBS	branch on bit set
4	BLTUI	unsigned less than
5	BGEUI	unsigned greater than or equal
6	BLEUI	unsigned less than or equal
7	BGTUI	unsigned greater than

CALL – Call Subroutine / Method

Description:

The program counter is loaded with the sum of an immediate value specified in the instruction and the contents of register Ra. The address of the next instruction is pushed onto the stack.

If the Ra field has the value 31 then the program counter is used as the Ra register. This allows program counter relative calls to be performed.

Instruction Format:

47	16	15 11	10 6	5 0	
Addr	0 ₅	Ra ₅	10h ₆		
	Immediate ₁₆	05	Ra ₅	14h ₆	
		05	Ra ₅	1Ch ₆	

Notes:

If Ra is zero then this instruction is executed in the IFETCH stage of the processor and consequently may execute in a single clock cycle. Otherwise three clock cycles are required.

CLI – Clear Interrupt Mask

Description:

This instruction clears the interrupt mask allowing mask-able interrupts to occur. This instruction should typically be used only after the interrupt state is saved with an IPUSH instruction.

05 ~5	18h ₆
-------	------------------

CMP – Compare Register to Register

Description:

Compare two registers and place the relational result in the target register. The comparison is performed as if the registers contained signed values.

Instruction Format:

05h ₆	~ ₅	Rt ₅	Rb₅	Ra₅	0Ch ₆

Operation:

```
If Ra < Rb then
Rt = -1
else if Ra = Rb then
Rt = 0
else
Rt = 1
```

Clock Cycles: 1

CMPI – Compare Immediate

Description:

Perform a signed comparison of a register and an immediate value and place the relationship result in the target register.

Instruction Format:

	w0	Immediate ₁₆		Rt ₅	Ra₅	05h ₆	I16
Ī	w0	20h ₆	~10	Rt ₅	Ra₅	05h ₆	132
Γ	w1	Immediate ₃₁₀					

Operation:

If Ra < imm then Rt = -1 else if Ra = Imm then Rt = 0 else Rt = 1

Clock Cycles: 1

CMPU – Compare Register to Register

Description:

Compare two registers and place the relational result in the target register. The comparison is performed as if the registers contained unsigned values.

Instruction Format:

06h ₆	~_	Rt _s	Rb₅	Ras	0Ch ₆
00116	5	1115	1105	Ttu5	0016

Operation:

```
If Ra < Rb then
Rt = -1
else if Ra = Rb then
Rt = 0
else
Rt = 1
```

Clock Cycles: 1

CMPUI – Compare Unsigned Immediate

Description:

Perform an unsigned comparison of a register and an immediate value and place the relationship result in the target register.

Instruction Format:

w0	Immediate ₁₆		Rt ₅	Ra₅	05h ₆	I16
w0	20h ₆	~10	Rt ₅	Ra₅	05h ₆	132
w1	Immediate ₃₁₀					

Operation:

If Ra < imm then
Rt = -1
else if Ra = Imm then
Rt = 0
else
Rt = 1


Clock Cycles: 1

CSR – Control and Status Register Update

Description:

This instruction atomically reads the CSR into a target register then sets it to a value from a register Ra indicated in the instruction. Individual bits in the CSR may be set or cleared by the CSRRS and CSRRC instructions. Which CSR register to access may be specified by an immediate constant in the instruction, or by the contents of register Rb.

Instruction Formats:



Op ₂	Mne.	Description
0	CSRRW	Write the entire value of Ra to the CSR
1	CSRRS	Set the bits in the CSR according to the bits set in Ra
2	CSRRC	Clear the bits in the CSR according to the bits set in Ra
3		not used

Note that not all CSR's support the CSRRS and CSRRC instructions.


CSR's are determined by the lower 12 bits of the CSR field in the instruction. The upper two bits of the CSR field are reserved, and may be used in the future to resolve the core's operating level.

CSRI – Control and Status Register Update

Description:

This instruction atomically reads the CSR into a target register then sets it to an immediate value supplied by the instruction. Individual bits in the CSR may be set or cleared by the CSRRSI and CSRRCI instructions. Which CSR register to access may be specified by an immediate constant in the instruction, or by the contents of register Rb.

Instruction Formats:



Op ₂	Mne.	Description
0	CSRRWI	Write the entire value of immediate to the CSR
1	CSRRSI	Set the bits in the CSR according to the bits set in the immediate
2	CSRRCI	Clear the bits in the CSR according to the bits set in the immediate
3		not used

Note that not all CSR's support the CSRRS and CSRRC instructions.

CSR's are determined by the lower 12 bits of the CSR field in the instruction. The upper two bits of the CSR field are reserved, and may be used in the future to resolve the core's operating level.

INC – Increment Memory

Description:

Loads a word of data from memory addressed as the sum of a register (Ra) and an immediate value specified in the instruction, increments the word by the amount specified then writes it back to the same address.

Instruction Format:

w0	Immediate ₁₆		Amt₅	Ra₅	24h ₆	I16
w0	20h ₆	~10	Amt ₅	Ra₅	24h ₆	132
w1	Immediate ₃₁₀					

Considerations:

INT – Interrupt

Description:

Execute an interrupt. The interrupt executed is identified by a nine bit cause vector. The vector may be used as an index into an exception vector table. The exception return address is the address of the BRK instruction plus the offset specified in the instruction. The exception return address is then either the address of the next instruction or the address of the interrupted instruction depending on the 'O' field in the instruction.

The three general purpose registers (r1, r2, and r29) and the program counter are automatically stored in the top of interrupt stack register.

Further interrupts are automatically masked.

Instruction Format:

O ₁ Cause ₉	1Bh ₆
-----------------------------------	------------------

Operation:

CSR cause = cause

ITOS <= interrupt mask,r29,r2,r1,program counter

Clock Cycles: 1

Notes:

Nested interrupts may be accomplished by pushing the top of interrupt stack using the IPUSH instruction, then re-enabling interrupts with the CLI instruction. Care must be taken to not allow interrupt nesting more than sixteen levels.

IPOP – Pop from I-Stack

Description:

This instruction pops the top element in the interrupt stack into the itos CSR register. This may be used to modify the return address, r1, r2, r29, or status bits.

6 ₅ ~ ₅	18h ₆

IPUSH – Push to I-Stack

Description:

This instruction pushes the contents of the itos CSR register to the internal interrupt stack. This may be used to modify the return address, status bits.

5 ₅	~ ₅	18h ₆

IRET – Return from Interrupt

Description:

Restore registers r1,r2,r29, the program counter, and interrupt mask from the top of interrupt stack register. Clears the semaphore identified by Sm. Semaphore #0 is always cleared.

4 ₅	Sm₅	18h ₆

JMP – Jump / Link to Address

Description:

The program counter is loaded with the sum of an immediate value specified in the instruction and the contents of register Ra. The address of the next instruction is stored in the target register.

If the Ra field has the value 31 then the program counter is used as the Ra register. This allows program counter relative calls to be performed.

Instruction Format:

47	16	15 11	10 6	5 0	
Address ₃₂		Rt ₅	Ra ₅	11h ₆	
	Immediate ₁₆	Rt ₅	Ra ₅	15h ₆	

Notes:

If Ra is zero then this instruction is executed in the IFETCH stage of the processor and consequently may execute in a single clock cycle. Otherwise three clock cycles are required.

LDI – Load Immediate

Description:

This is an alternate mnemonic for the ORI instruction where the register Ra is R0. The immediate value is loaded into the target register.

Instruction Format:

	w0	Immediate ₁₆		Rt ₅	05	09h ₆	I16
Ī	w0	20h ₆	~10	Rt ₅	05	09h ₆	132
ſ	w1						

Operation:

Rt = Ra | Imm

Clock Cycles: 1

LH – Load Half

Description:

Loads a half-word of data from memory addressed as the sum of a register (Ra) and an immediate value specified in the instruction. The half-word loaded is sign extended to the width of the register.

Instruction Format:

w0	Immediate ₁₆		Rt ₅	Ra₅	20h ₆	I16	
w0	20h ₆	~10	Rt ₅	Ra₅	20h ₆	132	
w1		Immediate ₃₁₀					

LHU – Load Unsigned Half

Description:

Loads a half-word of data from memory addressed as the sum of a register (Ra) and an immediate value specified in the instruction. The half-word loaded is zero extended to the width of the register.

Instruction Format:

w0	Immediate ₁₆		Rt ₅	Ra₅	21h ₆	I16	
w0	20h ₆	~10	Rt ₅	Ra₅	21h ₆	132	
w1		Immediate ₃₁₀					

LW - Load Word

Description:

Loads a word of data from memory addressed as the sum of a register (Ra) and an immediate value specified in the instruction.

Instruction Format:

w0	Immediate ₁₆		Rt ₅	Ra₅	22h ₆	I16	
w0	20h ₆	~10	Rt ₅	Ra₅	22h ₆	132	
w1		Immediate ₃₁₀					

LWR - Load Word and Reserve Address

Description:

Loads a word of data from memory addressed as the sum of a register (Ra) and an immediate value specified in the instruction. Additionally the address reservation signal is activated.

Instruction Format:

w0	Immediate ₁₆		Rt ₅	Ra₅	23h ₆	I16	
w0	20h ₆	~10	Rt ₅	Ra₅	23h ₆	132	
w1		Immediate ₃₁₀					

MOV – Move Register to Register

Description:

The contents of the source register Ra are moved to the target register Rt.

Instruction Format:

Rt ₅	Ra₅	1Dh ₆

Clock Cycles: 1

NOP – No Operation

Description:

This instruction does not perform any operation, it merely causes the program counter to increment to the next instruction. It may be used to align code.

Instruction Format:

OR – Or Register to Register

Description:

Bitwise 'or' two registers and place the result in the target register.

Instruction Format:

09h ₆	~-	Rt _c	Rb₅	Ras	0Ch ₆
03116	5	1115	1105	Ttu5	ОСПЬ

Operation:

Rt = Ra | Rb

Clock Cycles: 1

ORI – Bitwise 'or' Immediate

Description:

Perform the bitwise 'OR' of a register and an immediate value and place the result in the target register.

Instruction Format:

w0		Immediate ₁₆	Rt ₅	Ra₅	09h ₆	I16
w0	20h ₆	~ ₁₀	Rt ₅	Ra₅	09h ₆	132
w1		lmı	mediate ₃₁₀			
w0	Immediate ₁₅₀		Rt ₅	Ra₅	OBh ₆	132
w1				Immediate ₃₁₁	6	

Operation:

Rt = Ra | Imm

Clock Cycles: 1

PEA – Push Effective Address

Description:

An address is calculated as the sum of an immediate constant and the value in register Ra. The calculated address is then pushed on the stack. This instruction may also be used to push a constant on the stack.

Instruction Format:

w0	Immediate ₁₆		05	Ra₅	2Bh ₆	I16
w0	20h ₆	~10	05	Ra₅	2Bh ₆	132
w1						

Operation:

$$sp = sp - 2$$
; $memory[sp] = Ra + Imm$

Clock Cycles:

Considerations:

This seems like a CISC style instruction, but it implements a fairly common operation. Pushing values onto the stack. The author decided to include the instruction after reviewing compiler output which had dozens of the occurrence of: "LD r3,#const; PUSH r3". Being able to push constants directly onto the stack shortens code.

PUSH – Push Register on Stack

Description:

This instruction pushes the specified register onto the current stack.

Instruction Format:

2 ₅ Regno ₅	19h ₆
-----------------------------------	------------------

Regno₅	Register Pushed	
0 to 30	r0 to r30	General purpose Registers
31	sp	Current Stack Pointer

Operation:

$$SP = SP - 2$$

memory[SP] = Rn

Assembler Example:

PUSH r1

Considerations:

PUSH is really just a specialized store instruction which uses the stack pointer as an implied register. Because there is only a single register update needed to update the stack pointer the instruction is fairly simple to implement. One of the benefits of a push instruction is a short instruction (16 bits) can be used. PUSH also performs two operations in a single instruction, decrementing the stack pointer, and storing a value to memory. It's good for code density. There is no corresponding POP operation as that's too complex to implement. Unlike a push a POP requires updating two registers at the same time.

A simple compiler will typically push subroutine arguments on the stack before calling the target routine. This can be done with store instructions but is much shorter just to use a PUSH instruction. Typically even in a simple compiler arguments are not popped off the stack. Instead the stack pointer is adjusted directly to effectively remove the arguments. Hence PUSH is used more often than POP.

PUSHI – Push Immediate

Description:

This is an alternate mnemonic for the PEA instruction.

Instruction Format:

w0	Im	mediate ₁₆	05	05	2Bh ₆	I16
w0	20h ₆	~10	05	05	2Bh ₆	132
w1		In	nmediate ₃₁₀			

Operation:

SP = SP -2; memory[SP] = immediate

Clock Cycles:

RET – Return from Subroutine / Method

Description:

The program counter is popped from the stack. An amount is added to the stack pointer. The amount to add to the stack pointer must include 2 to account for the program counter stored on the stack.

Instruction Formats:

	00h₅	Amt ₅	19h ₆	15
~16	00h₅	10h₅	19h ₆	132
An	nt ₃₂			

SEI – Set Interrupt Mask

Description:

This instruction sets the interrupt mask preventing mask-able interrupt from occurring.

Instruction Format:

1 ₅ ~ ₅ 18h ₆	
--	--

SH – Store Half

Description:

Stores a half-word of data to memory addressed as the sum of a register (Ra) and an immediate value specified in the instruction.

Instruction Format:

w0	In	nmediate ₁₆	Rs ₅	Ra₅	28h ₆	I16
w0	20h ₆	~10	Rs ₅	Ra₅	28h ₆	132
w1		In	nmediate ₃₁₀			

SHL – Shift Left Register

Description:

Shift register to the left by an amount in a second register and place the result in the target register.

Instruction Format:

w0	10h ₆	~ ₅	Rt ₅	Rb₅	Ra₅	OCh ₆	RR

Operation:

Rt = Ra << Rb

Clock Cycles: 1

SHR – Shift Right Register

Description:

Shift register to the right by an amount in a second register and place the result in the target register.

Instruction Format:

w0	11h ₆	~5	Rt ₅	Rb₅	Ra₅	OCh ₆	RR

Operation:

Rt = Ra >> Rb

Clock Cycles: 1

SUB – Subtract Register from Register

Description:

Subtracts two registers and place the result in the target register.

Instruction Format:

07h ₆	~ ₅	Rt ₅	Rb₅	Ra₅	0Ch ₆

Operation:

Rt = Ra - Rb

Clock Cycles: 1

SUBI – Subtract Immediate

Description:

Calculate the sum of a register and an immediate value and place the result in the target register. The immediate value is negated by the assembler. This is an alternate mnemonic for the ADDI instruction.

Instruction Format:

w0	Im	mediate ₁₆	Rt ₅	Ra₅	04h ₆	I16
w0	20h ₆	~10	Rt ₅	Ra₅	04h ₆	132
w1		In	nmediate ₃₁₀			

Operation:

Rt = Ra + -Imm

Clock Cycles: 1

SW – Store Word

Description:

Stores a word of data to memory addressed as the sum of a register (Ra) and an immediate value specified in the instruction.

Instruction Format:

w0	In	nmediate ₁₆	Rs ₅	Ra₅	29h ₆	I16
w0	20h ₆	~10	Rs ₅	Ra₅	29h ₆	132
w1		In	nmediate ₃₁₀			

SWC – Store Word and Clear Reservation

Description:

Conditionally stores a word of data to memory addressed as the sum of a register (Ra) and an immediate value specified in the instruction. The word is stored to memory only if the address is still reserved by the core. The reservation status is present in bit #0 of the semaphore register.

Instruction Format:

w0	In	nmediate ₁₆	Rs ₅	Ra₅	29h ₆	I16
w0	20h ₆	~10	Rs ₅	Ra₅	29h ₆	132
w1		In	nmediate ₃₁₀			

XOR – Bitwise 'exclusive or' Register

Description:

Perform the bitwise exclusive 'OR' of a register and another register and place the result in the target register.

Instruction Format:

_								
	w0	$0Ah_6$	~ ₅	Rt ₅	Rb₅	Ra₅	OCh ₆	RR

Operation:

Rt = Ra ^ Rb

Clock Cycles: 1

XORI – Bitwise 'exclusive or' Immediate

Description:

Perform the bitwise exclusive 'OR' of a register and an immediate value and place the result in the target register.

Instruction Format:

w0	I	mmediate ₁₆	Rt ₅	Ra₅	0Ah ₆	I16			
w0	20h ₆	~10	Rt ₅	0Ah ₆	132				
w1	Immediate ₃₁₀								

Operation:

Rt = Ra ^ Imm

Clock Cycles: 1

Floating Point Instruction Set

FABS – Absolute Value

Description:

This instruction takes the absolute value of a double precision floating point number contained in a general purpose register. The sign bit of the number is cleared. The precision of the number is not affected and the number is not rounded.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
03	Prec ₂	Rm ₃	FR	FRt ₆		5 ₆	FRa ₆		36	5h ₆

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FADD – Floating point addition

Description:

Add two floating point numbers in registers FRa and FRb and place the result into target register FRt.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
4 ₃	Prec ₂	Rm ₃	FR	FRt ₆		b_6	FRa ₆		36	Sh ₆

Clock Cycles: 5

Execution Units: All Floating Point

FCMP - Float Compare

Description:

The register compare instruction compares two registers as floating point doubles and sets the flags in the target integer register as a result. While this is a floating point operation the result is placed in a general purpose register.

Instruction Format:

3129	28 27	26 24	23	22	18	17	12	11	6	5	0
13	Prec ₂	Rm ₃	٧	R	$t_{\scriptscriptstyle{5}}$	FR	b_6	FR	a ₆	36	5h ₆

Clock Cycles: 1

Execution Units: All ALU's

Operation:

if Ra < Rb P.lt = true else P.lt = false if mag Ra < mag Rb P.ltu = true else P.ltu = false if Ra = Rb P.eq = true else P.eq = false if unordered P.un = true else P.un = false

FCVTSQ – Convert Single to Quad

Description:

This instruction converts a single precision number to a quad precision number. The conversion preserves Nan, infinity, and underflow status.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
03	32	Rm ₃	FR	t ₆	01	B ₆	FR	a_6	36	Sh ₆

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FCX – Clear Floating Point Exceptions

Description:

This instruction clears floating point exceptions. The Exceptions to clear are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	10	6	5	0
02	Prec ₂	Rm₃	lm	Imm ₆		16	~	Ra	1 5	3	6h ₆

Execution Units: All Floating Point

Operation:

Exceptions:

Bit	Exception Enabled								
0	global invalid operation clears the following:								
	- division of infinities								
	- zero divided by zero								
	 subtraction of infinities 								
	- infinity times zero								
	- NaN comparison								
	- division by zero								
1	overflow								
2	underflow								
3	divide by zero								
4	inexact operation								
5	summary exception								

FDIV – **Floating point division**

Description:

Divide two floating point numbers in registers FRa and FRb and place the result into target register FRt.

Instruction Format:

_	3129	28 27	26 24	23	18	17	12	11	6	5	0
	7 ₃	Prec ₂	Rm ₃	FR	FRt ₆		b_6	FR	a ₆	36	6h ₆

Clock Cycles: 56

Execution Units: All Floating Point

FDX – Disable Floating Point Exceptions

Description:

This instruction disables floating point exceptions. The Exceptions disabled are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	10	6	5	0
02	Prec ₂	Rm₃	lm	m ₆	12	26	2	Ra	5	36	6h ₆

Execution Units: All Floating Point

Operation:

Exceptions:

Bit	Exception Disabled
0	invalid operation
1	overflow
2	underflow
3	divide by zero
4	inexact operation
5	reserved

FEX – Enable Floating Point Exceptions

Description:

This instruction enables floating point exceptions. The Exceptions enabled are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	10	6	5	0
02	Prec ₂	Rm₃	lm	Imm ₆		3 ₆	2	Ra	1 5	3	6h ₆

Execution Units: All Floating Point

Operation:

Exceptions:

Bit	Exception Enabled
0	invalid operation
1	overflow
2	underflow
3	divide by zero
4	inexact operation
5	reserved

FLDI – Load Float Immediate

Description:

The immediate value is loaded into the target register. The precision field determines the number of words following the instruction that are fetched and loaded into the target register. Currently only quad precision is supported.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
0 ₃	Prec ₂	Rm ₃	FRt ₆		016		FRa_6		$36h_6$	
Immediate ₃₁₀										
Immediate ₆₃₃₂										
Immediate ₉₅₆₄										
	Immediate ₁₂₇₉₆									

Operation:

FRt = Imm

Clock Cycles: 1

FMAN – Mantissa of Number

Description:

This instruction provides the mantissa of floating point number contained in a floating point register as a zero extended result. The hidden bit of the floating point number remains hidden.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
03	Prec ₂	Rm ₃	FRt ₆		0	7 ₆	FRa ₆		36h ₆	

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FMOV – Move

Description:

This instruction moves one floating point register to another. Precision of the number is not affected and the number is not rounded.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
03	Prec ₂	Rm ₃	FRt ₆		0	O_6	FRa ₆		36h ₆	

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FMUL – Floating point multiplication

Description:

Multiply two floating point numbers in registers FRa and FRb and place the result into target register FRt.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
63	Prec ₂	Rm ₃	FRt ₆		FR	Rb ₆	FRa ₆		36h ₆	

Clock Cycles: 5

Execution Units: All Floating Point

FNABS – Negative Absolute Value

Description:

This instruction takes the negative absolute value of a double precision floating point number contained in a general purpose register. The sign bit of the number is set. The precision of the number is not affected and the number is not rounded.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
03	Prec ₂	Rm ₃	FR	t ₆	0	86	FR	a ₆	36	5h ₆

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FNEG – Negate Register

Description:

This instruction negates a floating point number contained in a floating point register. The sign bit of the number is inverted. The number is not rounded.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
03	Prec ₂	Rm ₃	FR	t ₆	0	46	FR	a_6	36	5h ₆

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = -Ra

FRM – Set Floating Point Rounding Mode

Description:

This instruction sets the rounding mode bits in the floating point control register (FPSCR). The rounding mode bits are set to the bitwise 'or' of an immediate field in the instruction and the contents of register Ra. Either Ra or the immediate field should be zero.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	10	6	5	0
02	Prec ₂	Rm ₃	Im	m ₆	14	46	~	Ra	15	(1)	36h ₆

Execution Units: All Floating Point

Operation:

FPSCR.RM = Ra | Immediate

FSIGN – Sign of Number

Description:

This instruction provides the sign of a floating point number contained in a floating point register as a floating point result. The result is +1.0 if the number is positive, 0.0 if the number is zero, and -1.0 if the number is negative. The result is not rounded.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
03	Prec ₂	Rm ₃	FR	t ₆	0(66	FR	a ₆	36	5h ₆

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FSTAT – Get Floating Point Status and Control

Description:

The floating point status and control register may be read from the CSR register file CSR #013h using the CSRRW instruction. The format of the FPSCR register is outlined on the next page.

Instruction Format:

Execution Units: All Floating Point

Operation:

Rt = FPSCR

Floating Point Status And Control Register Format:

Bit		Symbol	Description
31:29	RM	rm	rounding mode (unimplemented)
28	E5	inexe	- inexact exception enable
27	E4	dbzxe	- divide by zero exception enable
26	E3	underxe	- underflow exception enable
25	E2	overxe	- overflow exception enable
24	E1	invopxe	- invalid operation exception enable
23	NS	ns	- non standard floating point indicator
Result Sta	atus		
22		fractie	- the last instruction (arithmetic or conversion) rounded
			intermediate result (or caused a disabled overflow exception)
21	RA	rawayz	rounded away from zero (fraction incremented)
20	SC	С	denormalized, negative zero, or quiet NaN
19	SL	neg <	the result is negative (and not zero)
18	SG	pos >	the result is positive (and not zero)
17	SE	zero =	the result is zero (negative or positive)
16	SI	inf ?	the result is infinite or quiet NaN
Exception	Occu	rrence	
15	X6	swt	{reserved} - set this bit using software to trigger an invalid
			operation
14	X5	inerx	- inexact result exception occurred (sticky)
13	X4	dbzx	- divide by zero exception occurred
12	X3	underx	- underflow exception occurred
11	X2	overx	- overflow exception occurred
10	X1	giopx	- global invalid operation exception – set if any invalid operation
			exception has occurred
9	GX	gx	- global exception indicator – set if any enabled exception has
			happened
8	SX	sumx	- summary exception – set if any exception could occur if it was
			enabled
			- can only be cleared by software
Exception	Туре	Resolution	
7	X1T	cvt	- attempt to convert NaN or too large to integer
6	X1T	sqrtx	- square root of non-zero negative
5	X1T	NaNCmp	- comparison of NaN not using unordered comparison instructions
4	X1T	infzero	- multiply infinity by zero
3	X1T	zerozero	- division of zero by zero
2	X1T	infdiv	- division of infinities
1	X1T	subinfx	- subtraction of infinities
0	X1T	snanx	- signaling NaN

Greyed out items are not implemented.

FSUB – Floating point subtraction

Description:

Add two floating point numbers in registers FRa and FRb and place the result into target register FRt.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	6	5	0
5 ₃	Prec ₂	Rm ₃	FR	t_6	FR	lb ₆	FR	a_6	36	5h ₆

Clock Cycles: 5

Execution Units: All Floating Point

FTOI – Float to Integer

Description:

This instruction converts a floating point value to an integer value.

Instruction Format:

_	3129	28 27	26 24	23	18	17	12	11	6	5	0
	03	Prec ₂	Rm ₃	FR	t ₆	0:	26	FRa	3 6	36	5h ₆

Clock Cycles: 2

Execution Units: All Floating Point

FTX – Trigger Floating Point Exceptions

Description:

This instruction triggers floating point exceptions. The Exceptions to trigger are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

Instruction Format:

3129	28 27	26 24	23	18	17	12	11	10	6	5	0
02	Prec ₂	Rm₃	lm	m ₆	10) ₆	2	Ra	1 5	3	6h ₆

Execution Units: All Floating Point

Operation:

Exceptions:

	-
Bit	Exception Enabled
0	global invalid operation
1	overflow
2	underflow
3	divide by zero
4	inexact operation
5	reserved

ITOF – Integer to Float

Description:

This instruction converts an integer value to a floating point representation.

Instruction Format:

_	3129	28 27	26 24	23	18	17	12	11	6	5	0
	03	Prec ₂	Rm ₃	FR	t ₆	0:	3 ₆	FRa	a ₆	36	6h ₆

Clock Cycles: 2

Execution Units: All Floating Point

LFx - Load Float

Description:

Loads a word of data from memory addressed as the sum of a register (Ra) and an immediate value specified in the instruction.

Instruction Format:

3129	28 27	26 24	23 18	1716	15 11	110 6	5 0
03	Prec ₂	0 ₃	FRt ₆	~2	Imm ₅	Ra ₅	26h ₆
03	Prec ₂	03	FRt ₆	~2	10h ₅	Ra₅	26h ₆
			Imn	nediate	310		

Considerations:

POP – Pop FP Register from Stack

Description:

This instruction pops the specified register from the current stack.

Instruction Format:

3 ₂ Prc ₂ Regno ₆ 19h ₆

Operation:

$$FPn = memory[SP]$$

 $SP = SP + 8$

Assembler Example:

POP.Q fp10

PUSH – Push FP Register on Stack

Description:

This instruction pushes the specified register onto the current stack.

Instruction Format:

2 ₂ Prc ₂ Regno ₆ 19h ₆

Operation:

$$SP = SP - 8$$

memory[SP] = FPn

Assembler Example:

PUSH.Q fp11

SFx – Store Float

Description:

Stores a word of data to memory addressed as the sum of a register (Ra) and an immediate value specified in the instruction.

Instruction Format:

3129	28 27	26 24	23 18	1716	15 11	110 6	5 0		
03	Prec ₂	0 ₃	FRs ₆	~2	Imm ₅	Ra ₅	27h ₆		
03	Prec ₂	03	FRs ₆	~2	10h ₅	Ra₅	27h ₆		
	Immediate 310								

Considerations:

Opcode Maps

Major Opcodes

	х0	x1	x2	х3	x4	x5	х6	x7	х8	x9	хA	хВ	хC	хD	хE	xF
0x			Bccl	BccUI	ADDI	CMPI	CMPUI		ANDI	ORI	XORI	ORI32	{r2}	{r3}		CSRI
1x	CALL	JMP	Bcc	BccU	CALL16	JMP16			{sys}	{mem}	NOP	INT	CALL0	MOV		CINSN
2x	LH	LHU	LW	LWR	INC		LFx	SFx	SH	SW	SWC	PEA				
3x	MULI	MULUI	MULSUI	MULHI	MULUHI	MULSUHI	{FLOAT}		DIVI	DIVUI	DIVSUI	REMI	REMUI	REMUSI		CSR

{sys} Funct₄ Opcodes

	х0	x1	x2	х3	x4	x5	х6	x7	x8	x9	xA	хB	хC	хD	хE	xF
0x	CLI	SEI			IRET	IPUSH	IPOP									
1x																

$\{mem\}$ Funct₅ $IR_{[5..0]}$ =0x19 Opcodes

	Х	(0	x1	x2	х3	x4	x5	х6	x7	x8	x9	xA	xВ	хC	хD	хE	xF
0x	R	ET		PUSH	POP	PUSHI											
1x	PU:	SH.S PUSH.D PUSH.T PUSH.Q			POP.S		POP.D		POP.T		POP.Q						

{r2} Funct₇ Opcodes

	x0	x1	x2	х3	x4	x5	х6	x7	x8	x9	хA	хB	хC	хD	хE	хF
0x					ADD	CMP	CMPU	SUB	AND	OR	EOR		NAND	NOR	ENOR	
1x	SHL	SHR	ASR	ROL	ROR		SXB	SXH	SHLI	SHRI	ASRI	ROLI	RORI			
2x	LHX	LHUX	LWX	LWRX					SHX	SWX	SWCX					
3x	MUL	MULU	MULSU	MULH	MULUH	MULSUH			DIV	DIVU	DIVSU	REM	REMU	REMSU		

$\{\mathsf{FLOAT}\}\,\mathsf{IR}_{[31:29]}$

4				•					
		x0	x1	x2	х3	x4	х5	x6	x7
	0x	{F2}	FCMP			FADD	FSUB	FMUL	FDIV

{FLOAT} $IR_{[31:29]}$ =0, $IR_{[17:12]}$ Opcodes

	x0	x1	x2	х3	x4	x5	х6	x7	x8	x9	хA	хB	хC	хD	хE	хF
0x	FMOV	FLDI	FTOI	ITOF	FNEG	FABS	FSIGN	FMAN	FNABS		FCVTSD	FCVTSQ	FCVTDQ		FCVTQS	
1x	FTX	FCX	FEX	FDX	FRM											
2x																
3x																

http://github.com/robfinch/Cores/blob/master/DSD/trunk/rtl/DSD7.v

WISHBONE Compatibility Datasheet

The DSD7 core may be directly interfaced to a WISHBONE compatible bus.

WISHBONE Datasheet								
WISHBONE SoC Architecto	ure Specification, F	Revision B.3						
Description:	Specifications:							
General Description:	Central processing	unit (CPU core)						
Supported Cycles:	MASTER, READ / WRITE MASTER, BLOCK READ / WRITE							
Data port, size:	32 bit							
Data port, granularity:	16 bit							
Data port, maximum operand size:	32 bit							
Data transfer ordering:	Little Endian							
Data transfer sequencing	any (undefined)							
Clock frequency constraints:								
Supported signal list and cross reference to equivalent WISHBONE signals	Signal Name: ack_i adr_o(31:0) clk_i dat_i(31:0) dat_o(31:0) cyc_o stb_o wr_o sel_o(1:0)	WISHBONE Equiv. ACK_I ADR_O() CLK_I DAT_I() DAT_O() CYC_O STB_O WE_O SEL_O						
Special Requirements:		1						