Thor Guide

This document contains information pertaining to the Thor processor including the instruction set and formats and softcore interfacing.





Table of Contents

Overview	9
Design Objectives	9
Programming Model	10
General Registers	10
Code Address Registers	12
Program Counter	13
Predicates	14
Predicate Conditions	14
Compiler Usage	15
Status Register (SR)	16
Debug Address Register (61,0 to 61,3)	17
Debug Control Register (61,4)	18
Debug Status Register (61,5)	18
Operating Modes	19
Segmentation	20
Software Support	20
Address Formation:	20
Selecting a segment register	20
Non-Segmented Code Area	20
Changing the Code Segment	21
Segment Usage Conventions	21
Power-up State	21
Segment Registers	21
TLB	22
TLB Registers	24
TLBWired (#0h)	24
TLBIndex (#1h)	24
TLBRandom (#2h)	24
TLBPageSize (#3h)	24
TLBPhysPage (#5h)	24
TLBVirtPage (#4h)	25

TLBASID (#7h)	25
Memory Operations:	26
Basic Operations	26
Memory Addressing Modes	26
Pre-fetching data	26
Bypassing the Data Cache	26
Push Operations	26
Load Speculation	26
Store Issuing	26
Address Reservation	26
Synchronization Operations	27
Exceptions	28
Precision	28
Nesting	28
Vectors	28
Vector table:	28
Hardware Ports	30
Reset	30
Clock Cycle Counts	31
Core Parameters	32
Instruction Formats	33
RR - Register-Register	33
RI - Register-Immediate	33
CMP Register-Register Compare	33
CMPI Register-Immediate Compare	33
TST - Register Test Compare	33
CTRL- Control	33
BR - Relative Branch	33
BRK/NOP	33
RTS	33
JSR - Jump To Subroutine	33
Instruction Set Summary	35

Branch Instructions	35
Branch Speculation	35
Loops	35
Subroutine Call / Return	35
Comparison Operations	35
Arithmetic Operations	35
Bitwise Operations	36
Logical Operations	36
Detailed Instruction Set	37
2ADDU - Register-Register	37
2ADDUI - Register-Immediate	38
4ADDU - Register-Register	39
4ADDUI - Register-Immediate	40
8ADDU - Register-Register	41
8ADDUI - Register-Immediate	42
16ADDU - Register-Register	43
16ADDUI - Register-Immediate	44
ABS – Absolute Value Register	45
ADD - Register-Register	46
ADDI - Register-Immediate	47
ADDU - Register-Register	48
ADDUI - Register-Immediate	49
AND - Register-Register	50
ANDC – And with Complement	51
ANDI - Register-Immediate	52
BCDADD - Register-Register	53
BCDMUL - Register-Register	54
BCDSUB - Register-Register	55
BFCHG – Bit-field Change	56
BFCLR – Bit-field Clear	57
BFEXT – Bit-field Extract	58
BFEXTU – Bit-field Extract Unsigned	59

BFINS – Bit-field Insert	60
BFINSI – Bit-field Insert Immediate	61
BFSET – Bit-field Set	62
BITI – Test bits Register-Immediate	63
BR - Relative Branch	64
BRK –Break	65
BSR - Branch to Subroutine	66
CACHE – Cache Command	67
CAS – Compare and Swap	68
CLI – Clear Interrupt Mask	69
CMP Register-Register Compare	70
CMPI Register-Immediate Compare	71
CNTLO- Count Leading Ones	72
CNTLZ- Count Leading Zeros	73
CNTPOP- Population Count	74
COM – Bitwise Complement	75
CPUID – CPU Identification	76
DIV - Register-Register Divide	77
DIVI - Register-Immediate Divide	78
DIVIU – Unsigned Register-Immediate Divide	80
DIVU – Unsigned Register-Register Divide	81
ENOR - Register-Register	82
EOR - Register-Register	83
EORI - Register-Immediate	84
INC – Increment Memory	85
IMM64,IMM56,IMM48,IMM40,IMM32,IMM24,IMM16	86
INT –Interrupt	87
JMP - Jump To Address	88
JSR - Jump To Subroutine Instruction	89
LB – Load Byte	90
LBU – Load Byte Unsigned	91
LBUX – Load Byte Unsigned Indexed	92

LBX – Load Byte Indexed	93
LC – Load Character	94
LCL – Load Cache Line	95
LCU – Load Character Unsigned	96
LCUX – Load Character Unsigned Indexed	97
LCX – Load Character Indexed	98
LDI - Load-Immediate	99
LDIS - Load-Immediate Special	100
LEA – Load Effective Address	101
LH – Load Half-Word	102
LHU – Load Half-word Unsigned	104
LHUX – Load Half-word Unsigned Indexed	105
LHX – Load Half-word Indexed	106
LOOP – Loop Branch	107
LVB – Load Volatile Byte	108
LVC – Load Volatile Character	109
LVH – Load Volatile Half-word	110
LVW – Load Volatile Word	111
LVWAR – Load Volatile Word and Reserve	112
LW – Load Word	113
LWS – Load Word Special	114
LWX – Load Word Indexed	115
MAX - Register-Register	116
MEMDB – Memory Data Barrier	117
MEMSB – Memory Synchronization Barrier	118
MFSPR – Special Register-Register	119
MIN - Register-Register	120
MLO – Mystery Logical Operation	121
MOV - Register-Register	122
MOVS – Move Special Register- Special Register	123
MTSPR –Register-Special Register	124
MUL - Register-Register Multiply	125

MULI - Register-Immediate Multiply	126
MULU – Unsigned Register-Register Multiply	127
MULUI – Unsigned Register-Immediate Multiply	128
MUX – Multiplex	129
NAND - Register-Register	130
NEG - Negate Register	131
NOP – No Operation	132
NOR - Register-Register	133
NOT – Logical Not	134
OR - Register-Register	135
ORC – Or with Complement	136
ORI - Register-Immediate	137
ROL – Rotate Left	138
ROLI – Rotate Left by Immediate	147
ROR – Rotate Right	148
RORI – Rotate Right by Immediate	149
RTD – Return from Debug Exception Routine	150
RTE – Return from Exception Routine	151
RTI – Return from Interrupt Routine	152
RTS – Return from Subroutine	153
SB – Store Byte	155
SBX – Store Byte Indexed	156
SC – Store Character	157
SCX – Store Character Indexed	158
SEI – Set Interrupt Mask	159
SH – Store Half-word	160
SHL – Shift Left	161
SHLI – Shift Left by Immediate	162
SHLU – Shift Left Unsigned	163
SHLUI – Shift Left Unsigned by Immediate	164
SHR – Shift Right	165
SHRI – Shift Right by Immediate	166

	SHRU – Shift Right Unsigned	. 167
	SHRUI – Shift Right Unsigned by Immediate	. 168
	SHX – Store Half-word Indexed	. 169
	STCMP – String Compare	. 170
	STFND – String Find	. 171
	STI – Store Immediate	. 172
	STIX – Store Immediate Indexed	. 173
	STMV – String Move	. 174
	STP – Stop / Slow Down	. 175
	STSB – Store String Byte	. 176
	STSC – Store String Character	. 177
	STSH – Store String Half-word	. 178
	STSW – Store String Word	. 179
	SUB - Register-Register	. 180
	SUBI - Register-Immediate	. 181
	SUBU - Register-Register	. 182
	SUBUI - Register-Immediate	. 183
	SW – Store Word	. 184
	SWCR – Store Word and Clear Reservation	. 185
	SWS – Store Word Special	. 186
	SWX – Store Word Indexed	. 187
	SXB – Sign Extend Byte	. 188
	SXC – Sign Extend Character	. 189
	SXH – Sign Extend Half-word	. 190
	SYNC – Synchronization Barrier	. 191
	SYS –Call system routine	. 192
	TLB – TLB Command	. 193
	TST - Register Test Compare	. 195
	ZXB – Zero Extend Byte	. 196
	ZXC – Zero Extend Character	. 197
	ZXH – Zero Extend Half-word	. 198
0	pcode Map	. 199

Overview

Thor is a powerful 64 bit superscalar processor that represents a generational refinement of processor architecture. The processor contains 64, 64 bit general purpose integer registers. Thor uses variable length instructions varying between one and eight bytes in length and handles 8, 16, 32, and 64 bit data within a 64 bit address space.

Design Objectives

This processor is somewhat pedantic in nature and targeted towards high performance operation as a general purpose processor. Following are some of the criteria that were used on which to base the design.

- Designed for Superscalar operation the ability to execute more than one instruction at a time. To achieve high performance it is generally accepted that a processor must be able to execute more than a single instruction in any given clock cycle.
- ☐ Simplicity architectural simplicity leads to a design that is easy to implement resulting in reliability and assured correctness along with easy implementation of supporting tools such as compilers. Simplicity also makes it easier to obtain high performance and results in lower overall cost.
- ☐ Extensibility the design must be extensible so that features not present in the first release can easily be added at a later date.
- Low Cost

This design meets the above objectives in the following ways. The instruction set has been designed to minimize the interactions between instructions, allowing instructions to be executed as independent units for superscalar operation. There are a sufficient number of registers to allow the compiler to schedule parallel processing of code. A reasonably large general purpose register set is available making the design reasonably compatible with many existing compilers and assemblers. Where needed, additional specialized instructions have been added to the processor to support a sophisticated operating system and interrupt management.

Programming Model

General Registers

There are 64 general purpose registers. General purpose registers are 64 bits wide. The general registers may hold integer or floating point values.

Register #0 is always zero.

r0	always zero	
r1	return value	
r2	return value	
r3	return value	
r4		
r5		
r6		
r7		
r8		
r9		
r10		
r11		
r12		
r13		
r14		
r15		
r16		
r17		
r18		
r19		
r20		
r21		
r22		
r23		
r24		
r26	Base Pointer	
r27	User Stack Pointer ¹	
r28	Accessible only in kernel	
	mode	
r29		
r30		
r31		
r32/F0	Floating point	
r63/F31		

LC	Loop Counter	
CO	always zero	
C1	return address	
C2		
C3		
C4		
C5		
C6		
C7		
C8		
C9		
C10	catch link address	
C11	debug return address	
C12	exception table pointer	
C13	exceptioned PC	
C14	interrupted PC	
C15	program counter, read only	
ZS	zero segment	
DS	data segment	

ZS	zero segment	
DS	data segment	
ES	extra segment	
FS		
GS		
HS		
SS	stack segment	
CS	code segment	

DBAD0	Debug Address #0	
DBAD1	Debug address #1	
DBAD2	Debug address #2	
DBAD3	Debug Address #3	
DBCTRL	Debug Control	
DBSTAT	Debug Status	

 ${\bf 1}$ this register is implied in the push and rts instructions, and updated by hardware

Code Address Registers

The processor contains sixteen code address registers (C0-C15). Several of the registers are reserved for predefined purposes. A code address register is used in the formation and storage of code addresses.

Reg #		Usage
0	Always Zero	Absolute address formation
1		Subroutine return address
2		This register is available for general use.
3		This register is available for general use.
4		This register is available for general use.
5		This register is available for general use.
6		This register is available for general use.
7		This register is available for general use.
8		This register is available for general use.
9		
10	Catch Link Register	Used by the compiler to link to try/catch handlers.
11	Debug Exception PC	This register is set when a debug exception occurs
12	Exception Table Pointer	This register points to the exception table in memory.
13	Exceptioned PC	This register is set when an exception occurs
14	Interrupted PC	This register is automatically set during a hardware
		interrupt
15	Program Counter	Relative address formation.

Code address registers may be used to point to a block of code from which the JSR instruction can index into with its 24 bit offset. For instance a register may contain a pointer to a class method jump list; the JSR instruction can then index into this list in order to invoke a method.

The presence of multiple code address registers allows multi-level return addresses to be used for performance. Leaf routines may use C1 as the return address. Next to leaf routines may use C2, etc. So that memory operations are avoided when implementing subroutine call and return.

The program counter register is read-only. The program counter cannot be modified by moving a value to this register.

Setting of code address register #12 should be followed with a <u>SYNC</u> instruction. The core assumes c12 is essentially static and does not provide full bypassing for this register. The register value may be stale until the sync instruction executes.

Program Counter

63	32	31	0
	Program Bank	Program Counter	

The program counter is special in that it is always incrementing by the size of the instructions fetched as a program runs. Program code is byte aligned. To improve performance only the low order 32 bits of the program counter increment. The entire program counter may be loaded with a jump instruction. If the upper four bits of the program counter/ bank are all ones, then segmentation with the code segment is ignored.

Predicates

The processor features predicated execution of all instructions. Whether or not an instruction is executed depends on the contents of a predicate register and the predicate condition specified in the predicate byte. There are 16 predicate registers each of which hold three flags. These flags are set as the result of a compare operation. The flags represent equality (eq) signed less than (lt) and unsigned less than (ltu).

3	2	1	0
~	ltu	lt	eq

All instructions are executed conditionally determined by the value of a predicate register. The special predicate 00 executes the break vector.

Predicate Conditions

Cond.		Test	
0	PF	0	Always false – Instructions predicated with condition zero never execute regardless of the predicate register contents. This is used for extended immediate values as well. The false predicate byte for instructions is 90h.
1	PT	1	Always True – The instruction predicated with an always true condition always executes regardless of the predicate register contents. The always true predicate byte is 01h. Other true predicates are instruction short-forms.
2	PEQ	eq	Equal – instruction executes if the predicate register equal flag is set
3	PNE	!eq	Not Equal – instruction executes if the predicate register equal flag is clear
4	PLE	lt eq	Less or Equal – predicate less or equal flag is set
5	PGT	!(lt eq)	greater than
6	PGE	!lt	greater or equal
7	PLT	lt	less than
8	PLEU	ltu eq	unsigned less or equal
9	PGTU	!(Itu eq)	unsigned greater than
10	PGEU POR	!ltu	unsigned greater or equal Ordered for floating point
11	PLTU	ltu	unsigned less than
	PUN		Unordered for floating point
12			<u>.</u>
13	PSIG	signal	execute if external signal is true
14			, and the second
15			

Compiler Usage

The compiler uses predicate register #15 to conditionally move TRUE / FALSE values to a register when evaluating a logical operation.

Predicate registers beginning with P0 and incrementing are applied for use as the control flow nesting level increases. The compiler does not support control flow nesting more than 14 levels in a single subroutine. Predicate registers beginning with P14 and decrementing are used in the evaluation of the hook operator. Care must be taken such that the number of predicate registers in use does not exceed the number available.

Pred.	Usage	
P0	control flow level 0	
P1	control flow nesting level 1	
P2	control flow nesting level 2	
Pn	control flow nesting level n (n not to exceed 14)	
P12	third hook operator in an expression	
P13	second hook operator in an expression	
P14	first hook operator in an expression	
P15	conditionally moves TRUE/FALSE for logical expressions	

Status Register (SR)

This register contains bits that control the overall operation of the processor or reflect the processor's state. Bits are included for interrupt masking, and system / application mode indicator. This register is split into two halves with both halves having the same format. The lower half of the register is what determines how the processor works. The upper half of the register maintains a backup copy of the lower half for interrupt processing. There are instructions provided for manipulating the interrupt mask.

3116	15	14	13	12	118	70
same format as	Interrupt Mask	Reserved	Kernel / Application Mode Indicator	Float Except. Enable		
	IM	~	S	FXE		

The Kernel / Application Mode indicator is read-only.

IM = interrupt mask

Maskable interrupts are disabled when this bit is set.

Debug Address Register (61,0 to 61,3)

These registers contain addresses of instruction or data breakpoints.

63	0	
, and the second	Address ₆₃₀	

Debug Control Register (61,4)

This register contains bits controlling the circumstances under which a debug interrupt will occur.

bits					
3 to 0	Enables a	specific debug address register to do address ma	tching. If		
	the corresponding bit in this register is set and the address				
	(instruction	on or data) matches the address in the debug add	Iress		
register then a debug interrupt will be taken.				1	
17, 16	This pair	of bits determine what should match the debug a	ddress		
	register z	ero in order for a debug interrupt to occur.			
	17:16				
	00	match the instruction address			
	01	match a data store address			
	10 reserved				
	11 match a data load or store address				
19, 18	This pair	of bits determine how many of the address bits n	eed to		
	match in order to be considered a match to the debug address				
	register. These bits are ignored when matching instruction addresses,				
	which are	e always byte aligned.			
	19:18		Size		
	00	all bits must match	byte		
	01	all but the least significant bit should match	char		
	10	all but the two LSB's should match	half		
	11	all but the three LSB's should match	word		
23 to 20	Same as 16 to 19 except for debug address register one.				
27 to 24	Same as 16 to 19 except for debug address register two.				
31 to 28	Same as 16 to 19 except for debug address register three.				
62					
63					

Debug Status Register (61,5)

This register contains bits indicating which addresses matched. These bits are set when an address match occurs, and must be reset by software.

bit	
0	matched address register zero
1	matched address register one
2	matched address register two
3	matched address register three
63 to 4	not used, reserved

Operating Modes

The core operates in one of two modes: application/user mode or kernel mode. Kernel mode is switched to when an interrupt or exception occurs. On power-up the core is running in kernel mode. An RTI instruction must be executed in order to leave kernel mode after power-up.

A subset of instructions is limited to kernel mode.

Segmentation

The processor contains eight segment registers. The segment register to use during address formation for data addresses is identified by a field in the instruction. This field is set to default values by the assembler. For code addresses segment register #7 (the CS) is always used.

• If segmentation is not desired then segmentation can effectively be ignored by setting all the segment registers to zero. The processor can also be built without segmentation by commenting out the 'SEGMENTATION' definition.

Software Support

Segment registers may only be transferred to or from one of the general purpose registers. The <u>mtspr</u> and <u>mfspr</u> instructions can be used to perform the move. A segment register may also be loaded using the <u>LDIS</u> instruction. After loading a segment register the instruction stream should be synchronized with a memory barrier (<u>MEMSB</u>) to ensure the segment value can be ready for a following memory operation.

Address Formation:

Non-segmented address bits 0 to 11 pass through the segmentation module unchanged. Address bits 63 to 12 are added to the contents of the segment register to form the final segmented address. Note that there is no shift associated with the segment addition. Future implementations of the processor may include additional low order address bits in the segment register in order to allow a finer grain for memory page / paragraph size.

Address[63:12]	Address[11:0]		
+	+		
Segment register value[63:12]	000 ₁₂		
=			
Segmented address[6	Segmented address[63:0]		

Selecting a segment register

A specific segment register for a memory operation may be selected using a segment prefix in assembler code. Segment prefixes apply to data addresses only. Code addresses always use segment register #7 – the code segment.

Non-Segmented Code Area

The address range defined as 64'hFxxxxxxxxxxxxxx (the top nibble is 'F') is a non-segmented code area. This area allows the operating system to work without paying attention to the code segment. Interrupt and exception vectors should vector into the non-segmented code area. The only way to change the code segment is by transferring to the operating system via a sys call instruction.

Changing the Code Segment

The only way to change the code segment is by transferring to the operating system via a sys call instruction. The operating system, while operating in the non-segmented code area, can alter the code segment without causing a transfer of control. The operating system establishes the code segment for a task while running in the non-segmented code area.

Segment Bounds

If an address is greater than or equal to the limit specified in the segment limit register then a segment limit exception occurs. This applies for all segments including code and data segments.

Segment Usage Conventions

Segment register #7 is the code segment (CS) register. All program counter addresses are formed with the code segment register unless the upper nibble of the address is 'F' in which case the code segment is ignored.

Segment register #6 is the stack segment (SS) register by convention. Future versions of the core may use this register implicitly for stack accesses. Segment register #1 is the data segment (DS) by convention.

Power-up State

On reset the value in the segment registers are undefined. Note that the processor begins executing instructions out of the non-segmented code area as the reset address is 64'hFFFFFFFFFFFFFF. One of the first tasks of the boot program would be to initialize the segment registers to known values. The segment register must be setup to perform data accesses properly.

Segment Registers

Num		Long name	Comment
0	ZS	zero (NULL) segment	by convention contains zero
1	DS	data segment	by convention – default for loads/stores
2	ES	extra segment	by convention
3	FS		
4	GS		
5	HS		
6	SS	Stack segment	default for stack load/stores
7	CS	Code segment	always used for code addressing


TLB

The processor uses a 64 entry TLB (translation look-aside buffer) in order to support virtual memory. The TLB supports variable page sizes from 4kB to 1MB. The TLB is organized as an eight-way eight-set cache.

The TLB is updated by first placing values into the TLB holding registers using the TLB instruction, then issuing a TLB write command using the TLB command instruction.

Address translations will not take place until the TLB is enabled. An enable TLB command must be issued using the TLB command instruction.

TLB Entries:



G = Global

The global bit marks the TLB entry as a global address translation where the ASID field is not used to match addresses.

ASID = address space identifier

The ASID field in the TLB entry must match the processor's current ASID value in order for the translation to be considered valid, unless the G bit is set. If the G bit is set in the TLB entry, then the ASID field is ignored during the address comparison.

C = cachability bits

If the cachability bits are set to 001_b then the page is uncached, otherwise the page is cached.

D = dirty bit

The dirty bit is set by hardware when a write occurs to the virtual memory page identified by the TLB entry.

V = valid bit

This bit must be set in order for the address translation to be considered valid. The entire TLB may be invalidated using the invalidate all command.

TLB Registers

TLBWired (#0h)

This register limits random updates to the TLB to a subset of the available number of ways. TLB ways below the value specified in the Wired register will not be updated randomly. Setting this register provides a means to create fixed translation settings. For instance if the wired register is set to two, the sixteen fixed entries will be available.

TLBIndex (#1h)

This register contains the entry number of the TLB entry to be read from or written to.

TLBRandom (#2h)

This register contains a random three bit value used to update a random TLB entry during a TLB write operation.

TLBPageSize (#3h)

The TLBPageSize register controls which address bits are significant during a TLB lookup.

N	Page Size	
0	4KiB	
1	16kiB	
2	64kiB	
3	256kiB	
4	1MiB	

TLBPhysPage (#5h)

The TLBPhysPage register is a holding register that contains the page number for an associated virtual address. This register is transferred to or from the TLB by TLB instructions.

63		0
	Physical Page Number	

TLBVirtPage (#4h)

The TLBVirtPage register is a holding register that contains the page number for an associated physical address. This register is transferred to or from the TLB by TLB instructions.

63		0
	Virtual Page Number	

TLBASID (#7h)

The TLBASID register is a holding register that contains the address space identifier (ASID) , valid, dirty, global, and cachability bits associated with a TLB entry. This register is transferred to or from the TLB by TLB instructions.

63	16	15	8	6	4	2	1	0
		ASI	D		С	G	D	V

Memory Operations:

Basic Operations

Basic memory operations include loads, stores, pushes, pops and string operates. Other than those operations there are no other instructions that access memory. Note that return addresses are not pushed onto the stack automatically.

Memory Addressing Modes

The core supports both register indirect with displacement and scaled indexed addressing. Indexed addressing is supported only with the general purpose register load store operations.

Pre-fetching data

The load instructions may be used to pre-fetch data by specifying a load into register R0. If R0 is used as the load target register then the load operation will not cause any exception.

Bypassing the Data Cache

There are several load instructions that bypass the data-cache when loading – see the load volatile (LVx) instructions. These instructions are useful for I/O operations or for when it is better if the data cache is not loaded for performance reasons.

The volatile load instructions only offer sign extension and not zero extension. To zero extend data loaded by a volatile load operation follow it with one of the zero extension (ZXx) instructions.

Push Operations

The core supports a data push to stack and data pop operation. The data push operation both decrements the stack pointer and stores data to the stack. Argument pushing is commonly used in high-level languages. Subroutine arguments pushed to the stack in high-level languages are usually popped off the stack simply by adding to the stack pointer.

An additional push operation includes pushing an effective address to the stack.

Load Speculation

The core may load data speculatively in advance of its use provided there is no address overlap with a preceding store instruction.

Store Issuing

Stores will only be issued if there are no instructions that can exception before the store in the instruction queue. Since many instructions do not cause any exceptions this happens fairly often.

Atomic Operations

The core has a single atomic memory operation which is the CAS (compare-and-swap) instruction.

Address Reservation

The address reservation instructions rely on the external memory system to support address reservation. There are only two instruction (LVWAR, SWCR) associated with address reservation. The load instruction creates an address reservation and the store instruction clears it. In a multicore system the reservation may be created or cleared by another processing core.

Synchronization Operations

The core includes memory data barrier and memory instruction barrier instructions to allow data to be synchronized during program runs.

Exceptions

Precision

Thor's exceptions are precise. They are processed in order at the location of the exception. For instance if a divide by zero exception occurred then the exception return address is the address of the divide by zero instruction. Instructions after the divide by zero are not committed to the machine state (the results are dropped).

Nesting

Software exceptions are allowed to nest up to 255 levels. The nesting level is tracked by the core and when it is non-zero the core is in kernel mode. When an exception occurs the nesting level increases, when a return from exception is performed (RTE or RTD) the nesting level decreases. From a software standpoint this allows exceptions to occur in an exception handler. For instance it may be desirable for a debug exception to occur in the handler.

Hardware interrupts do not track the nesting level. The core does not allow nested hardware interrupts. When a hardware interrupt occurs the core is switched to kernel mode.

Vectors

Vector table:

Vector	Usage / Description						
Number							
0	BREAK instruction	vector					
1	SLEEP vector (brane	ch to self)					
2	Task reschedule int	Task reschedule interrupt					
•••							
192	Spurious interrupt						
193	IRQ level 1	1000 Hz interrupt					
194	IRQ level 2	100 Hz interrupt					
•••	Other IRQ levels						
207	IRQ level 15	keyboard interrupt					
240	overflow (integer)						
241	divide by zero (inte	ger)					

242	floating point	
243	debug	
244	segmentation	
245	privilege violation	
248	DTLBMiss	
249	ITLB Miss	
250	Unimplemented instruction	
251	Bus error – data load / store	
252	Bus error – instruction fetch	
253	reserved	
254	NMI interrupt vector	
255	- reserved	

Mnemonics

DBG	debug
DBE	data bus error
TLB	TLB miss
LMT	segment limit

Hardware Ports

Thor uses a WISHBONE bus to communicate with the outside world.

	1/0	Width	WB		
corenum	I	32		core number – this number is used to identify the	
				core and is reflected in the cpuid register. Meant to	
				be a hardcoded constant.	
rst_i	1	1	WB	reset signal	
clk_i	1	1	WB	clock	
clk_o	0	1		output (gated) clock	
km	0	1		kernel mode indicator	
nmi_i	1	1		non-maskable interrupt input	
irq_i	1	1		maskable interrupt input	
vec_i	ı	8		interrupt vector	
bte_o	0	2	WB	burst type extension	
cti_o	0	3	WB	cycle type indicator	
bl_o	0	5		burst length output	
lock_o	0	1	WB	bus lock	
resv_o	0	1		reserve address	
resv_i	ı	1		address reservation status in	
cres_o	0	1		clear address reservation	
cyc_o	0	1	WB	cycle is valid	
stb_o	0	1	WB	data transfer is taking place	
ack_i	ı	1	WB	data transfer acknowledge	
err_i	I	1	WB	bus error occurred input	
we_o	0	1	WB	write enable	
sel_o	0	8	WB	byte lane selects	
adr_o	0	64	WB	address output	
dat_i	ı	64	WB	data input bus	
dat_o	0	64	WB	data output bus	

WB = see the WISHBONE spec rev B3

Reset

On power-up or reset interrupts are disabled automatically, In order to enable interrupts the RTI instruction must be executed. An RTI automatically enables interrupts. Note that the interrupt mask must also be cleared with the CLI instruction to allow maskable interrupts to occur.

After reset or NMI the core begins processing at a half the maximum clock rate. The <u>STP</u> instruction must be issued to get the processer running at full speed.

Clock Cycle Counts

The core has a minimum CPI of 0.5 clocks per instruction running trivial sample code. Many instructions can be done in pairs provided there are no dependencies between the instructions. Due to the out of order execution ability of the core the latency of longer running instructions may be hidden. The core may be busy working on up to four instructions at once: two ALU or an ALU and memory op, a floating point op and a branch instruction.

Core Parameters

DBW	32	The parameter controls the width of data processed by the core. Set to 64 for 64 bit processing. This parameter should be either 64 or 32. If the width is set to 32 bit then double precision floating point operations are unavailable.
ABW	32	This parameter controls the width of the external address bus.
ALU1BIG	0	This parameter controls whether or not ALU1 supports all instructions or only a subset of instructions. The default is to support only the most common instructions. (0 = limited, 1 = all) in order to reduce the size of the core. Limiting the number of instructions supported may impact performance of the core because it may not be possible to issue two instructions in the same cycle.

Configuration Defines

Definition	Default	Comment
SEGMENTATION	1	Causes the core to include segmentation. If segmentation is not
		desired then this can be commented out to produce an
		unsegmented core.
STRINGOPS	1	Causes the core to include memory string operations.
DEBUG_LOGIC	1	Causes the core to include logic to support the debug registers.
		Once the application is working well it may be desirable to reduce
		the size of the core by removing the debug registers and
		associated logic.
TRAP_ILLEGALOPS	1	Causes the core to include logic to trap for illegal operations
		during runtime. Once the target application is working well it may
		be desirable to remove the illegal instruction trapping.
FLOATING_POINT	1	Causes the core to include floating point operations. Comment
		out to reduce the size of the core.
BITFIELDOPS	1	Causes the core to include bit-field operations if defined.

Instruction Formats

Instructions vary in length from one to eight bytes. There are only a few of single byte instructions consisting of only a predicate. Some of the more common formats are shown below.

All instruction sequences begin with a predicate byte that determines the conditions under which the instruction executes. With the exception of special predicate values, the next field in the instruction is always the opcode byte. All instructions may be preceded by an extended constant value.

RR - Register-Register

39	34	33	28	27	22	21	16	15	8	7	0
Fu	nc		Rt	R	b	R	a	Opco	ode	Pred	icate
Fur	nc ₆		Rt ₆	R	$b_{\scriptscriptstyle 6}$	R	a_6	Opco	de ₈	Pn ₄	Pc ₄

RI - Register-Immediate

39	28	27	22	21	16	15	8	7	0
Immedia	te ₁₁₀	R	t ₆	R	a_6	Opco	ode ₈	Pn ₄	Pc ₄

CMP Register-Register Compare

31 28	27	22	21	16	15 12	11 8	7	0
Opc ₄	Rk) 6	R	a_6	14	Pt ₄	Pn ₄	Pc ₄

CMPI Register-Immediate Compare

31	22	21	16	15 12	11 8	7	0
Immed	9 0	R	a_6	24	Pt₄	Pn₄	Pc₄

TST - Register Test Compare

2322	2 21 16	15 12	11 8	7	0
O ₂	Ra ₆	04	Pt ₄	Pn ₄	Pc ₄

CTRL-Control

15	8	7	0
Opcode ₈		Pn ₄	Pc ₄

BR - Relative Branch

23	16	15	8	7	0
Dis	p ₇₀	34	D ₁₁₈	Pn₄	Pc ₄

RKK/L	RTS			
7	0		7	0
0/14	04		14	14

JSR - Jump To Subroutine

47	24	23	16	15	8	7	0
Offset ₂₃₀		Cr ₄	Crt ₄	Opco	ode ₈	Pn ₄	Pc ₄

Instruction Set Summary

A number of rarely used instructions may only execute on ALU #0. These instructions are identified in the text.

Illegal Instructions

By default the core traps all illegal instructions through vector #250. The logic to trap illegal instructions may be removed by commenting out the TRAP_ILLEGALOPS definition.

Branch Instructions

The core has only a single relative branch instruction which branches relative to the address of the next instruction. This single branch instruction may be used to implement branching on multiple complex conditions when combined with a predicate. The branch instruction supports a 12 bit displacement field.

Branch Speculation

Branches are performed speculatively in the fetch stage of the core according to branch predictor output. Branches use a (2, 2) co-relating branch predictor with a 256 entry branch history table. Both global and local branch histories are maintained.

Loops

There is a loop instruction and corresponding loop count register to support counted loops. The loop instruction is predicted as always taken and does not consume room in the branch history table. Like a branch instruction a loop instruction takes place at the fetch stage of the core. The loop instruction supports only and eight bit displacement field which may not be extended.

Subroutine Call / Return

Program counter relative jumps and calls may be achieved using the program counter as the index register in jump instructions. The jump instruction directly supports up to 24 bit addressing. A shorter jump instruction is available that supports 16 bit addressing. The addressing capabilities of the jump instruction may be increased by applying an immediate prefix to the instruction. It is envisioned that the 16/24 bit jump addressing is sufficient for most cases when combined with usage of the code segment.

Comparison Operations

Comparison operations include CMP and TST (compare to zero). Comparison operations set a predicate register to the result status of the comparison.

Arithmetic Operations

Mnemonic	
ADD	addition
ADDU	unsigned addition
SUB	subtraction
SUBU	unsigned subtraction

MUL	multiplication
MULU	
DIV	division
DIVU	
NEG	negative
ABS	absolute value
MIN	minimum value
MAX	maximum value

Bitwise Operations

Bitwise operations include 'and', 'or' and exclusive 'or' along with their inverted versions.

Mnemonic	Has Immediate Form	
AND	Υ	
OR	Υ	
EOR	Υ	
NAND	N	
NOR	N	
ENOR	N	
ANDC	N	
ORC	N	
COM	N	invert bits

Logical Operations

The core includes the logical 'not' (NOT) operation. The NOT operation reduces the value to a one or zero result.

Detailed Instruction Set

2ADDU - Register-Register

Description:

Multiply Ra by two and add Rb and place the sum in the target register. This instruction will never cause an overflow exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
08	h ₆	Rt	6	Rl	b_6	R	a ₆	40h	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 2 + Rb

2ADDUI - Register-Immediate

Description:

Multiply Ra by two and add immediate and place the sum in the target register. This instruction will never cause an overflow exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immediate	110	R	t ₆	Ra	a ₆	6Bl	18	Pn₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 2 + immediate

4ADDU - Register-Register

Description:

Multiply Ra by four and add Rb and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
09	h ₆	Rt	6	R	0 ₆	R	a_6	40ł	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 4 + Rb

4ADDUI - Register-Immediate

Description:

Multiply Ra by four and add immediate and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immed ₂	110	R	$t_{\scriptscriptstyle 6}$	R	a ₆	6Cl	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 4 + immediate

8ADDU - Register-Register

Description:

Multiply Ra by eight and add Rb and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
0A	h ₆	Rt	6	RI	b_6	Ra	a_6	40ł		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 8 + Rb

8ADDUI - Register-Immediate

Description:

Multiply Ra by eight and add immediate and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Imme	ed ₁₁₀	R	$t_{\scriptscriptstyle 6}$	R	a_6	6DI	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 8 + immediate

16ADDU - Register-Register

Description:

Multiply Ra by sixteen and add Rb and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
OB	h ₆	Rt	6	R	0 ₆	R	a_6	401	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 16 + Rb

16ADDUI - Register-Immediate

Description:

Multiply Ra by sixteen and add immediate and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Imme	d ₁₁₀	R	$t_{\scriptscriptstyle 6}$	R	a ₆	6Eł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 16 + immediate

ABS - Absolute Value Register

Description:

This instruction takes the absolute value of a register and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
34	Rt ₆		R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

ADD - Register-Register

Description:

Add two registers and place the sum in the target register. This instruction may cause an overflow exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
00	h ₆	Rt	6	R	b_6	R	a_6	40ł	۱8	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra + Rb

Exceptions: integer overflow

ADDI - Register-Immediate

Description:

Add a register and immediate value and place the sum in the target register. This instruction may cause an overflow exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immediat	e ₁₁₀	R	t ₆	R	a_6	48h	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra + immediate

Exceptions: integer overflow

ADDU - Register-Register

Description:

Add registers Ra and Rb and place the result into register Rt. This instruction will never cause any exceptions.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
04	h ₆	Rt	6	R	b_6	R	a_6	401	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:


Rt = Ra + Rb

ADDUI - Register-Immediate

Description:

Add a register and immediate value and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:



31	22	21	16	15	8	7	0
Immedia	ate ₉₀	R	$t_{\scriptscriptstyle 6}$	471	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra + Immediate

AND - Register-Register

Description:

Bitwise and's two registers and places the result in a target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
00	h ₆	Rt	6	R	b_6	R	a_6	50ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra & Rb

ANDC - And with Compliment

Description:

Bitwise and's a register Ra with the compliment of register Rb and places the result in a target register. There is no immediate form for this instruction.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
06	h_6	Rt	6	Rl	b_6	Ra	a_6	50ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra & ~Rb

ANDI - Register-Immediate

Description:

Bitwise and's register and an immediate value and places the result in a target register.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	ate ₁₁₀	R	t ₆	R	a_6	53ł	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra & immediate

BCDADD - Register-Register

Description:

Adds two registers using BCD arithmetic and places the result in a target register. Only the low order byte of the register is used. The result is an eight bit BCD number.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
001	า ₆	Rt	t ₆	Rl	b_6	Ra	a ₆	F5h ₈		Pn ₄	Pc_4

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra + Rb

BCDMUL - Register-Register

Description:

Multiplies two registers using BCD arithmetic and places the result in a target register. Only the low order byte of the register is used. The result is a 16 bit BCD value.

Instruction Format:

3	9 3	34	33	28	27	22	21	16	15	8	7	0
	$02h_6$		Rt	t ₆	Rl	b_6	R	a ₆	F5h ₈		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 Only

Operation:

Rt = Ra * Rb

BCDSUB - Register-Register

Description:

Subtracts two registers using BCD arithmetic and places the result in a target register. Only the low order byte of the register is used. The result is an eight bit BCD number.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
0	1h ₆	R ⁻	t ₆	R	b_6	R	a_6	F5h	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra - Rb

BFCHG - Bit-field Change

Description:

Inverts the bit-field in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	3 ₄	me ₆	mb_6	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BFCLR - Bit-field Clear

Description:

Sets the bits to zero of the bit-field in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	24	me ₆	mb ₆	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BFEXT - Bit-field Extract

Description:

Extracts a bit-field from register Ra located between the mask begin (mb) and mask end (me) bits and places the sign extended result into the target register.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	54	me ₆	mb_6	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BFEXTU - Bit-field Extract Unsigned

Description:

Extracts a bit-field from register Ra located between the mask begin (mb) and mask end (me) bits and places the zero extended result into the target register.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	44	me_6	mb_6	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc_4

Clock Cycles: 1

Execution Units: ALU #0 only

BFINS - Bit-field Insert

Description:

Inserts a bit-field into the target register located between the mask begin (mb) and mask end (me) bits from the low order bits of Ra.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	O_4	me ₆	mb_6	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BFINSI - Bit-field Insert Immediate

Description:

Inserts a bit-field into the target register located between the mask begin (mb) and mask end (me) bits from the bits specified in the instruction.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	64	me ₆	mb_6	Rt ₆	Imm ₆	AAh ₈	Pn₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BFSET - Bit-field Set

Description:

Sets the bits to one of the bit-field in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	14	me ₆	mb_6	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BITI - Test bits Register-Immediate

Description:

Logically and's register and an immediate value and places the result in a predicate register. If the result of the 'and' operation is zero the predicate register's zero flag is set, otherwise it is cleared. If the result is negative the predicate's less than flag is set, otherwise it is cleared.

Instruction Format:

39	28	26	25	22	21	16	15	8	7	0
Immedia	ate ₁₁₀	~2	Р	t ₄	R	a_6	46ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Pt = flag results(Ra & immediate)

Predicate Results:

Predicate flag	Setting
eq	set if result is zero
lt	set if result is negative
ltu	set if result is odd (bit 0 is set)

BR - Relative Branch

Description:

A branch is made relative to the address of the next instruction.

• The twelve bit displacement field cannot be extended with an immediate constant prefix.

Branches are executed immediately in the instruction fetch stage of the processor before it is known if there is a prefix present.

Instruction Format:

23	16	15	8	7	0
Disp) ₇₀	3h ₄	D ₁₁₈	Pn_4	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's / Branch

Operation:

PC <= PC + displacement

BRK -Break

Description:

This instruction contains only a predicate byte. The Break exception is executed. The core will be switched to kernel mode.

Instruction Format:

_ 7	0
04	04

BSR - Branch to Subroutine

Description:

This is an alternate mnemonic for the JSR instruction. A jump is made to the sum of the sign extended displacement supplied in the displacement field of the instruction and the specified code address register Cr.

The subroutine return address is stored in a code address register specified in the Crt field of the instruction.

Typically code address register #1 is used to store the return address.

Instruction Formats:

47	24	23 20	19 16	15	8	7	0
Displac	ement ₂₃₀	154	Crt ₄	A2ł	18	Pn ₄	Pc ₄

39	24	23 20	1916	15	8	7	0
Displacement ₁₅	0	154	Crt ₄	A1h ₈		Pn ₄	Pc_4

Clock Cycles: 1

CACHE - Cache Command

Description:

This instruction issues a command to the cache.

Instruction Format:

31	26	2524	23 22	21	16	15	8	7	0
Fur	1C ₆	~2	~2	R	a_6	9Fł	18	Pn₄	Pc ₄

Operation:

Commands:

Func ₆	
0	Invalidate entire instruction cache
1	Invalidate instruction cache line (address in Ra)
32	Invalidate entire data cache
33	Invalidate data cache line (address in Ra)

CAS - Compare and Swap

Description:

If the contents of the addressed memory cell is equal to the contents of Rb then a sixty-four bit value is stored to memory from the source register Rc. The original contents of the memory cell are loaded into register Rt. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be word aligned. If the operation was successful then Rt and Rb will be the same value. The compare and swap operation is an atomic operation; the bus is locked during the load and potential store operation. This operation assumes that the addressed memory location is part of the volatile region of memory and bypasses the data cache.

Instruction Format:

47	40	39	34	33	28	27	22	21	16	15	8	7	0
Displacement ₇₀		R	t ₆	R	C ₆	R	b_6	R	a_6	971	h ₈	Pn ₄	Pc ₄

Operation:

Rt = memory [Ra + displacement] if memory[Ra + displacement] = Rb memory[Ra + displacement] = Rc

Assembler:

CAS Rt,Rb,Rc,offset[Ra]

CLI - Clear Interrupt Mask

Description:

This instruction is used to enable interrupts. This instruction is available only while operating in kernel mode.

Instruction Format:

15	8	7	0
FAh ₈		Pn ₄	Pc ₄

Clock Cycles: 1

Operation:

im = 0

Exceptions: privilege violation

CMP Register-Register Compare

Description:

The register compare instruction compares two registers and sets the flags in the target predict register as a result.

Instruction Format:

3128	27	22	21	16	15 12	11 8	7	0
04	Rb ₆		Ra ₆		14	Pt ₄	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

CMPI Register-Immediate Compare

Description:

The register immediate compare instruction compares a register to an immediate value and sets the flags in the target predict register as a result. Both a signed and unsigned comparison take place at the same time.

Instruction Format:

31	22	21	16	15 12	11 8	7	0
Immed ₁₀		Ra ₆		24	Pt ₄	Pn_4	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

CNTLO- Count Leading Ones

Description:

This instruction counts the number of leading ones in a register and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
64	R	$t_{\scriptscriptstyle 6}$	R	a ₆	A7	h ₈	Pn_4	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

CNTLZ- Count Leading Zeros

Description:

This instruction counts the number of leading zeros in a register and places the result in a target register.

Instruction Format:

_	31 28	27	22	21	16	15	8	7	0
	54	R	t_{6}	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

CNTPOP- Population Count

Description:

This instruction counts the number of one bits in a register and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
74	R	t ₆	R	a ₆	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

COM - Bitwise Compliment

Description:

This instruction performs a bitwise compliment on a register and places the result in a target register. If bit is a one then the bit is replaced with is zero otherwise it is replaced with a one.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
B_4	Rt ₆		R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = ~ Ra

CPUID - CPU Identification

Description:

This instruction returns general information about the core. Register Ra is used as a table index to determine which row of information to return.

Instruction Format:

_	31 28	27	22	21	16	15	8	7	0
	O_4	R	t ₆	R	a ₆	41	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Info[Ra]

Index	bits	Information Returned
0	63 to 0	The processor core identification number. This field is
		determined from an external input. It would be hard wired to the
		number of the core in a multi-core system.
2	63 to 0	Manufacturer name first eight chars "Finitron"
3	63 to 0	Manufacturer name last eight characters
4	63 to 0	CPU class "64BitSS"
5	63 to 0	CPU class
6	63 to 0	CPU Name "Thor"
7	63 to 0	CPU Name
8	63 to 0	Model Number "M1"
9	63 to 0	Serial Number "1234"
10	63 to 0	Features bitmap
11	31 to 0	Instruction Cache Size (32kB)
11	63 to 32	Data cache size (16kB)

DIV - Register-Register Divide

Description:

Performs a signed division of two registers and places the quotient in the target register. This instruction may cause an overflow or divide by zero exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
03	h ₆	Rt	6	R	0 ₆	R	a_6	40ł	۱8	Pn ₄	Pc ₄

Clock Cycles: 65

Execution Units: ALU #0 only

Operation:

Rt = Ra / Rb

Exceptions: divide by zero

DIVI - Register-Immediate Divide

Description:

Performs a signed divide of a register and an immediate value and places the result in a target register. This instruction may cause an overflow or divide by zero exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immediate	110	R	t ₆	Ra	a ₆	4Bl	18	Pn₄	Pc ₄

Clock Cycles: 65

Execution Units: ALU #0 only

Operation:

Rt = Ra / immediate

Exceptions: divide by zero

DIVIU - Unsigned Register-Immediate Divide

Description:

Performs an unsigned divide of a register and an immediate value and places the result in a target register. This instruction will not cause an overflow or divide by zero exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	te ₁₁₀	R	t ₆	R	a_6	4Fh	18	Pn ₄	Pc ₄

Clock Cycles: 65

Execution Units: ALU #0 only

Operation:

Rt = Ra / immediate

DIVU - Unsigned Register-Register Divide

Description:

Performs an unsigned division of two registers and places the quotient in the target register. This instruction not cause an overflow or divide by zero exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
07	h ₆	Rt	6	R	b_6	R	a_6	40ł	18	Pn ₄	Pc ₄

Clock Cycles: 65

Execution Units: ALU #0 only

Operation:

Rt = Ra / Rb

ENOR - Register-Register

Description:

Bitwise exclusive or register with register and place inverted result in target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
05	h ₆	Rt	6	RI	b_6	R	a_6	50ł	۱8	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Rt = {^{\sim}(Ra \land Rb)}$$

EOR - Register-Register

Description:

Bitwise exclusive or register with register and place result in target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
02	h ₆	Rt	6	R	0 ₆	R	a_6	50ł	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra ^ Rb

EORI - Register-Immediate

Description:

Bitwise exclusive or register with immediate and place result in target register.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	ite ₁₁₀	R	t ₆	R	a_6	55ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra ^ immediate

INC - Increment Memory

Description:

Memory is incremented by the amount specified in the instruction. The memory address is the sum of the sign extended displacement and register Ra. The amount is between -128 and +127. Note that the increment is not an atomic memory operation. The bus is not locked during the increment to allow cached data to be incremented. For atomic memory operations see the <a href="#case-state-

Instruction Format:

47	40	3937	36	28	27	22	21	16	15	8	7	0	
Amt	8	Sg₃	Displac	ement ₈₀	O ₃	Sz ₃	R	a_6	C7ł	1 ₈	Pn ₄	Pc ₄	

Execution Units: All Memory

Operation:

(mem[Ra+offset]) = (mem[Ra+offset]) + amt

IMM64,IMM56,IMM48,IMM40,IMM32,IMM24,IMM16

Immediate Extensions

The immediate extension predicates are used to extend the immediate constant of the following instruction. The extensions may add from one to seven bytes more to the constant. Most, but not all instructions can accept a predicated immediate.

	Immed	Immediate					
	Immedia	ate ₆₃₈			84	04	
	lm	mediate ₅₅₈			74	04	
		Immedia	te ₄₇₈		64	04	
		lmr		54	04		
			Immediate ₃₁	8	44	04	
			Immed	iate ₂₃₈	3 ₄	04	
				Immediate ₁₅₈	24	04	

Clock Cycles: 1

Execution Units: Enqueue

INT -**Interrupt**

Description:

This instruction calls a system function located as the sum of the zero extended offset times 16 plus code address register 12. The return address is stored in the IPC register (code address register #14).

The offset field of this instruction cannot be extended.

Note that this instruction is automatically invoked for hardware interrupt processing. This instruction would not normally be used by software and is not supported by the assembler. The return address stored is the address of the interrupt instruction, not the address of the next instruction. To call system routines use the <u>SYS</u> instruction.

Instruction Format:

31 24	23 20	19 16	15	8	7	0
Offset ₇₀	Ch ₄	Eh ₄	A6ł	۱8	Pn ₄	Pc ₄

JMP - Jump To Address

Description:

This is an alternate mnemonic for the JSR instruction.

A jump is made to the sum of the zero extended offset supplied in the offset field of the instruction and the specified code address register Cr. The JMP instruction may be used with an immediate predicate constant in order to extend the address range of the jump.

Instruction Formats:

47	24	23 20	19 16	15	8	7	0
Offset ₂₃₀		Cr ₄	04	A2h	8	Pn ₄	Pc ₄

39	24	23 20	19 16	15	8	7	0
Offset ₁₅	0	Cr ₄	04	A1l	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$pc = Cr_{[n]} + offset$$

JSR - Jump To Subroutine Instruction

Description:

A jump is made to the sum of the zero extended offset supplied in the offset field of the instruction and the specified code address register Cr. The JSR instruction may be used with an immediate predicate constant in order to extend the address range of the jump.

The subroutine return address is stored in a code address register specified in the Crt field of the instruction. Typically code address register #1 is used.

An immediate constant prefix applied to this instruction overrides offset bits 8 to 23 and acts like an eight bit immediate constant extension used by other instructions.

Instruction Formats:

47		24	23 20	19 16	15	8	7	0	
	Offset ₂₃₀		Cr ₄	Crt₄	A2h	18	Pn ₄	Pc ₄	ı

39	24	23 20	19 16	15	8	7	0
Offset ₁₅₀		Cr ₄	Crt ₄	A1ł	18	Pn ₄	Pc ₄

	23 20	19 16	15	8	7	0
ĺ	Cr ₄	Crt ₄	AOł	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Cr_{[t]} = pc$$

 $pc = Cr_{[n]} + offset$

LB - Load Byte

Description:

An eight bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra.

This instruction will load data from the cache and cause a cache load operation if the data isn't in the cache. To bypass the cache use the <u>LVB</u> instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0	
Sg₃	Displace	ement ₈₀	R	t ₆	R	a_6	80	h ₈	Pn ₄	Pc ₄	l

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra+offset])

LBU - Load Byte Unsigned

Description:

An eight bit value is loaded from memory and zero extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg ₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	81	18	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = zero extend (mem[Ra+offset])

LBUX - Load Byte Unsigned Indexed

Description:

An eight bit value is loaded from memory zero extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	٧	Sc ₂	R	c ₆	R	b ₆	R	a_6	B1	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[Ra+Rb]

LBX - Load Byte Indexed

Description:

An eight bit value is loaded from memory and placed in the target register. The memory address is the sum of register Ra and scaled register Rb.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0	
Seg₃	~	Sc ₂	Re	C ₆	R	b_6	R	a_6	В0	h ₈	Pn ₄	Pc ₄	

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra+Rb])

LC - Load Character

Description:

A sixteen bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be character aligned.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displace	ment ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	82	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra + displacement])

LCL - Load Cache Line

Description:

The cache line is loaded from memory into the cache (instruction or data). The memory address is the sum of the sign extended offset and register Ra.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displac	ement ₈₀		gt ₆	Ra	\mathbf{a}_6	8F	h ₈	Pn ₄	Pc ₄

Execution Units: Cache / Memory

Operation:

Rt = sign extend (mem[Ra+offset])

Target:

Tgt ₆	Cache
0	instruction cache
1	data cache

LCU - Load Character Unsigned

Description:

A sixteen bit value is loaded from memory and zero extended, then placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be character aligned.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	83	h ₈	Pn₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = zero extend (mem[Ra + displacement])

LCUX - Load Character Unsigned Indexed

Description:

A sixteen bit value is loaded from memory, zero extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb. The memory address must be character aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b ₆	R	a_6	B3	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[Ra + Rb * scale]

LCX - Load Character Indexed

Description:

A sixteen bit value is loaded from memory, sign extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb. The memory address must be character aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b_6	R	a_6	B2	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[Ra + Rb * scale]

LDI - Load-Immediate

Description:

This instruction loads a sign extended immediate constant into a register. The immediate constant may be extended by using an immediate prefix instruction.

Instruction Format:

31	22	21	16	15	8	7	0
Immed	iate ₉₀	R	t ₆	6F	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = immediate

LDIS - Load-Immediate Special

Description:

This instruction loads a sign extended immediate constant into a special purpose register. The immediate constant may be extended by using an immediate prefix instruction. Typical usage is to initialize a code address register with a target address.

Instruction Format:

31	22	21	16	15	8	7	0
Immed	iate ₉₀	Sp	r ₆	9DI	18	Pn_4	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Spr = immediate

LEA - Load Effective Address

Description:

This is an alternate mnemonic for the ADDUI instruction. The memory address is placed in the target register. The memory address is the sum of the sign extended offset and register Ra.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Offse	t ₁₁₀	R	$t_{\scriptscriptstyle 6}$	R	$a_{\scriptscriptstyle 6}$	4Cl	h ₈	Pn ₄	Pc ₄

Operation:

Rt = Ra+offset

Execution Units: All ALU's

LH - Load Half-Word

Description:

A thirty-two bit value is loaded from memory and sign extended, then placed in the target register Rt. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be half-word aligned.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg₃	Displace	ement ₈₀	R	t_6	Ra	a_6	84	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra + displacement])

LHU - Load Half-word Unsigned

Description:

A thirty-two bit value is loaded from memory and zero extended, then placed in the target register Rt. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be half-word aligned.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	85	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = zero extend (mem[Ra + displacement])

LHUX - Load Half-word Unsigned Indexed

Description:

A thirty-two bit value is loaded from memory, zero extended and placed in the target register. The memory address is the sum of register Ra and register Rb. The memory address must be half-word aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b_6	R	a ₆	B5	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[Ra+Rb*scale]

LHX - Load Half-word Indexed

Description:

A thirty-two bit value is loaded from memory sign extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb. The memory address must be half-word aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b_6	R	a_6	B4	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra + Rb * scale])

LOOP - Loop Branch

Description:

A branch is made relative to the address of the next instruction if the loop count register is non-zero. The loop count register is decremented by this instruction. The predicate condition must also be met. The loop branch is predicted as always taken and does not consume room in the branch predication tables. The displacement constant may not be extended as the loop takes place in the instruction fetch stage of the core.

Instruction Format:

23	16	15	8	7	0
Dis	p ₇₀	A4	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's / Branch

Operation:

LVB - Load Volatile Byte

Description:

An eight bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices. This instruction may also be used when it is known that the data is better not cached.

There is no indexed or unsigned form for this instruction. The value loaded may be zero extended rather than sign extended by following it with the <u>ZXB</u> instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0	
Sg₃	Displace	ement ₈₀	R	t ₆	Ra	a_6	AC	h ₈	Pn₄	Pc ₄	

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra+offset])

LVC - Load Volatile Character

Description:

A sixteen bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices.

There is no indexed or unsigned form for this instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displace	ement ₈₀	R	t ₆	R	a_6	AD	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra+offset])

LVH - Load Volatile Half-word

Description:

A thirty-two bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices.

There is no indexed or unsigned form for this instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg ₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	AE	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra+offset])

LVW - Load Volatile Word

Description:

A sixty-four bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices.

There is no indexed or unsigned form for this instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg ₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	AF	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra + displacement])

LVWAR - Load Volatile Word and Reserve

Description:

A sixty-four bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. Additionally the reserve signal is activated on the bus to tell the memory system to place an address reservation. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices. The primary purpose of this instruction is to setup semaphores. See also the <u>SWCR</u>, <u>CAS</u> instructions.

There is no indexed form for this instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg ₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	8B	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra + displacement]); reserve = 1

LW - Load Word

Description:

A sixty-four bit value is loaded from memory and placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be word aligned.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displace	ment ₈₀	R	t ₆	Ra	a ₆	86	1 ₈	Pn ₄	Pc ₄

31 29	28	27	22	21	16	15	8	7	0
Sg₃	٧	R	t ₆	Ra	a_6	D6l	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Exceptions:

If the target register is R0 then this instruction will not cause an exception. Otherwise an exception may be caused by a data-bus error signal input or a TLB miss.

Operation:

Rt = mem[Ra + displacement]

LWS - Load Word Special

Description:

A sixty-four bit value is loaded from memory and placed in the special purpose register. The memory address is the sum of the sign extended offset and register Ra. The memory address must be word aligned.

There is no indexed form for this instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg ₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	8El	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Spr = mem[Ra + displacement]

LWX - Load Word Indexed

Description:

A sixty-four bit value is loaded from memory and placed in the target register. The memory address is the sum of register Ra and scaled register Rb. The memory address must be word aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b_6	R	a_6	В6	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[Ra + Rb*scale]

MAX - Register-Register

Description:

Determines the maximum of two values in registers Ra and Rb and places the result in the target register Rt.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	11	h ₆	Rt	6	Rl	b_6	R	a ₆	40ł		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

MEMDB - Memory Data Barrier

Description:

All memory accesses before the MEMDB command are completed before any memory accesses after the data barrier are started. Note that this instruction has an effect even if the predicate is false; this does not affect the correct operation of the program, only performance is affected.

Instruction Format:

15	8	7	0
F9h ₈		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: Memory

MEMSB - Memory Synchronization Barrier

Description:

All instructions before the MEMSB command are completed before any memory access is started. Note that this instruction has an effect even if the predicate is false; this does not affect the correct operation of the program, only performance is affected.

Instruction Format:

15	8	7	0
F8h ₈		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: Memory

MFSPR - Special Register-Register

Description:

This instruction moves from a special purpose register into a general purpose one.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
~4	R	$t_{\scriptscriptstyle 6}$	Sp	r ₆	A8	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

 $Rt = Spr_{[n]}$

Special Purpose Registers

Reg #	R/W		
00-15	RW	PRED	specific predicate register #0 to 15
16-31	RW	CREGS	Code address register array (C0 to C15)
32-39	RW	SREGS	Segment base register array (zs,ds,es,fs,gs,hs,ss,cs)
40-47			- reserved for segmentation
48	R	MID	Machine ID
49	R	FEAT	Features
50	R	TICK	Tick count
51	RW	LC	Loop Counter
52	RW	PREGS	Predicate register array
53	RW	ASID	address space identifier
59	RW	EXC	exception cause register
60	W	BIR	Breakout index register
61	RW		Breakout register - additional spr's
63			reserved

Additional Spr's are available by setting the breakout index register to an Sor index value, then accessing the Spr through the breakout register.

MIN - Register-Register

Description:

Determines the minimum of two values in registers Ra and Rb and places the result in the target register Rt.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
10	h ₆	Rt	6	Rl	b_6	R	a ₆	40ł		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

MLO - Mystery Logical Operation

Description:

The MLO instruction performs an operation that is determined at run-time as opposed to compile time. The operation to be performed is one of the register-register logical operations. Register Rc contains the function code for the operation. Registers Ra and Rb are the operands to the instruction. The result is placed in register Rt.

The MLO instruction is provided to help avoid writing self-modifying code for performance reasons.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
Rt	-6	R	C ₆	R	b_6	R	a_6	51h	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra op(Rc) Rb

MOV - Register-Register

Description:

This instruction moves one general purpose register to another. This instruction is shorter and uses one less register port than using the OR instruction to move between registers.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
O_4	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	A7	7 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra

MOVS - Move Special Register-Special Register

Description:

This instruction moves one special purpose register to another. The primary purpose of this instruction is to allow transfers directly between code address or segment registers.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
~_4	Sp	rt ₆	Sp	r ₆	Al	3 ₈	Pn ₄	Pc_4

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Sprt = Spra

MTSPR -Register-Special Register

Description:

Move a general purpose register into a special purpose register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0	
~4	Sı	pr ₆	R	a_6	A9	h ₈	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Spr_{[n]} = Ra$$

MUL - Register-Register Multiply

Description:

Performs a signed multiply of two registers and places the product in the target register. This instruction may cause an overflow exception.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	02	n	Rt	6	Rl	b_6	Ra	a_6	40ł		Pn ₄	Pc ₄

Clock Cycles: 5

Execution Units: ALU #0 Only

Operation:

Rt = Ra * Rb

MULI - Register-Immediate Multiply

Description:

Performs a signed multiply of a register and an immediate value and places the result in a target register. This instruction may cause an overflow exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immediat	e ₁₁₀	R	t ₆	R	a_6	4Al	18	Pn ₄	Pc ₄

Clock Cycles: 5

Execution Units: ALU #0 only

Operation:

Rt = Ra * immediate

MULU - Unsigned Register-Register Multiply

Description:

Performs an unsigned multiply of two registers and places the product in the target register. This instruction will never cause an overflow exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
06	h ₆	Rt	6	Rl	b_6	Ra	a_6	40ł		Pn ₄	Pc ₄

Clock Cycles: 5

Execution Units: ALU #0 only

Operation:

Rt = Ra * Rb

MULUI - Unsigned Register-Immediate Multiply

Description:

Performs an unsigned multiply of a register and an immediate value and places the result in a target register. This instruction will never cause an overflow exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immediat	e ₁₁₀	R	$t_{\scriptscriptstyle 6}$	R	a ₆	4El	18	Pn ₄	Pc ₄

Clock Cycles: 5

Execution Units: ALU #0 only

Operation:

Rt = Ra * immediate

MUX - Multiplex

Description:

If a bit in Ra is set then the bit of the target register is set to the corresponding bit in Rb, otherwise the bit in the target register is set to the corresponding bit in Rc.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
Rt,	5	R	C ₆	Rl	o ₆	Ra	a_6	72h	3	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

For n = 0 to 63
$$If \ Ra_{[n]} \ is \ set \ then \\ Rt_{[n]} = Rb_{[n]} \\ else \\ Rt_{[n]} = Rc_{[n]}$$

NAND - Register-Register

Description:

Bitwise and's two registers inverts the result and places the result in a target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
03	h ₆	Rt	6	R	b_6	R	a_6	50ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

 $Rt = ^{\sim}(Ra \& Rb)$

NEG - Negate Register

Description:

This instruction negates a register and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
14	R	t_6	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = - Ra

NOP - No Operation

Description:

This instruction contains only a predicate byte. This is a single byte no-operation code. It can be used to align code addresses or as a fill byte.

The NOP operation is not queued by the processing core and is not present in the pipeline.

Instruction Format:

Two byte Format:

18	8	7	0
F_4	14	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: None

Operation:

<none>

NOR - Register-Register

Description:

Bitwise inclusively or two registers and place inverted result in the target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
04	h ₆	Rt	5	R	b_6	R	a_6	50h	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

 $Rt = {\sim}(Ra \mid Rb)$

NOT - Logical Not

Description:

This instruction performs a logical NOT on a register and places the result in a target register. If the value in a register is non-zero then the result is zero. If the value in the register is zero then the result is one. This instruction results in either a one or zero being placed in the target register.

Instruction Format:

31 28	3	27	22	21	16	15	8	7	0
24		R	t ₆	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = ! Ra

OR - Register-Register

Description:

Bitwise inclusively or two registers and place the result in the target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
01	h ₆	Rt	6	R	b_6	R	a_6	50ł	18	Pn₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra | Rb

ORC - Or with Compliment

Description:

Bitwise inclusively or register Ra and the compliment of register Rb and place the result in the target register.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	07	h ₆	Rt	6	Rl	b_6	R	a_6	50ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra | ~Rb

ORI - Register-Immediate

Description:

Bitwise inclusively or register with immediate and place the result in the target register.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	ite ₁₁₀	R	t ₆	R	a_6	54ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra | imm

PAND - Predicate And

Description:

Bitwise and's the specified predicate register bits and places the result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
0	6	Bf	t_6	В	b_6	В	a_6	421	٦8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

PANDC - Predicate And Compliment

Description:

Bitwise and's the specified predicate register bits and places the result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
6	6	Bf	t_6	В	0 ₆	В	a_6	421	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = Pr[Ra] \& \sim Pr[Rb]$$

PEOR - Predicate Exclusive Or

Description:

Bitwise exclusive or's the specified predicate register bits and places the result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
2	6	B ⁻	t_{6}	В	0 ₆	В	a_6	421	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

PENOR - Predicate Exclusive Nor

Description:

Bitwise exclusive or's the specified predicate register bits and places the inverted result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
5	6	Bf	t ₆	Bl	0 ₆	В	a_6	421	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = \sim (Pr[Ra] \land Pr[Rb])$$

PNAND - Predicate Nand

Description:

Bitwise and's the specified predicate register bits and places the inverted result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
36		Bt ₆		Bb ₆		Ba ₆		42h ₈		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = \sim (Pr[Ra] \& Pr[Rb])$$

POR - Predicate Or

Description:

Bitwise or's the specified predicate register bits and places the result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
16		Bt ₆		Bb ₆		Ba ₆		42h ₈		Pn ₄	Pc ₄	l

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = Pr[Ra] | Pr[Rb]$$

PORC - Predicate Or Compliment

Description:

Bitwise or's the specified predicate register bits and places the result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
7	6	Bf	t ₆	В	b_6	В	a_6	421	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = Pr[Ra] \mid ^Pr[Rb]$$

PNOR - Predicate Nor

Description:

Bitwise or's the specified predicate register bits and places the inverted result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
	4 ₆	В	t ₆	В	b_6	В	a_6	421	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = \sim (Pr[Ra] \mid Pr[Rb])$$

ROL - Rotate Left

Description:

Rotate register Ra left by Rb bits and place the result into register Rt. The most significant bit is shifted into the least significant bit. The rotation takes place modulo 64 of the value in register Rb (only the lower six bits of the register are used).

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
04	h ₆	Rt	6	Rl	o ₆	R	a_6	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << Rb

ROLI - Rotate Left by Immediate

Description:

Rotate register Ra left by n bits and place the result into register Rt. The most significant bit is shifted into the least significant bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
14	h ₆	Rt	6	lm	m ₆	Ra	a_6	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << #n

ROR - Rotate Right

Description:

Rotate register Ra right by Rb bits and place the result into register Rt. The least significant bit is shifted into the most significant bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
05	h ₆	Rt	6	Rl	b_6	R	a ₆	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> Rb

RORI - Rotate Right by Immediate

Description:

Rotate register Ra right by n bits and place the result into register Rt. The least significant bit is shifted into the most significant bit.

Instruction Format:

39	9 3	34	33	28	27	22	21	16	15	8	7	0
	15h ₆		Rt	6	lm	m ₆	R	a_6	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> #n

RTD - Return from Debug Exception Routine

Description:

The program counter is loaded with the value contained in code address register #11 which is the DPC register. This instruction may cause the core to transition back to applications mode. It is only available while the core is in kernel mode.

Instruction Format:

Operation:

$$\label{eq:pc} \begin{split} & PC = Cr_{[11]} \\ & \text{if (StatusEXL} > 0) \text{ StatusEXL} = \text{StatusEXL} - 1 \end{split}$$

Exceptions: PRIV

RTE - Return from Exception Routine

Description:

The program counter is loaded with the value contained in code address register #13 which is the EPC register. This instruction may cause the core to transition back to applications mode. It is only available while the core is in kernel mode.

Instruction Format:

Operation:

$$\label{eq:pc} \begin{split} & PC = Cr_{[13]} \\ & \text{if (StatusEXL} > 0) \text{ StatusEXL} = \text{StatusEXL} - 1 \end{split}$$

Exceptions: PRIV

RTI - Return from Interrupt Routine

Description:

The program counter is loaded with the value contained in code address register #14 which is the IPC register. Additionally the interrupt mask is cleared to enable interrupts. This instruction will cause the core to transition back to applications mode. It is only available while the core is in kernel mode.

Instruction Format:

Operation:

$$pc = Cr_{[14]}$$

Flags = FlagsBackup
Flags.im = 0
StatusHWI = 0

Exceptions: PRIV

RTS - Return from Subroutine

Description:

The program counter is loaded with the value contained in the specified code address register plus a zero extended four bit immediate constant. The constant may not be extended. This allows the return instruction to return a few bytes past the usual return address. This is used to allow static parameters to be passed to the subroutine in inline code. The stack pointer may also be adjusted using the proper form of the RTS instruction for which the immediate constant must be a multiple of eight.

Note that the JMP instruction may also be used to return from a subroutine. Similarly this instruction may also be used to perform a jump to one of the first sixteen addresses relative to a code address register.

This instruction has a single byte short form that always executes when encountered. For the short form the program counter is loaded from code address register one.

Instruction Formats:

Return past calling address

23 20	19 16	15	8	7	0
Cr ₄	Im ₄	A3	h ₈	Pn ₄	Pc ₄

Stack pointer adjusting

31	24	23 20	19 16	15	8	7	0
Imm	ied ₈	Cr ₄	Im_4	F2h	3	Pn ₄	Pc ₄

Short Form:

$$\begin{array}{c|cc}
7 & 0 \\
\hline
 & 1_4 & 1_4
\end{array}$$

Execution Units: All ALU's / Branch

Operation:

$$PC = Cr_{[N]} + Imm_4$$

Short Form Operation:

$$PC = Cr_{[1]} + Imm_4$$

Stack Pointer Adjust:

$$PC = Cr_{[1]} + Imm_4$$

 $SP = SP + Imm$

SB - Store Byte

Description:

An eight bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended displacement and register Ra.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displac	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	\mathbf{a}_6	90	h ₈	Pn₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

 $memory[Ra+offset] = Rb_{[7..0]}$

SBX - Store Byte Indexed

Description:

An eight bit value is stored to memory from the source register Rc. The memory address is the sum of register Ra and Rb.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	Rce	5	Rl	b_6	R	a ₆	COI	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+Rb] = Rb

SC - Store Character

Description:

A sixteen bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be character aligned.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg₃	Displace	ement ₈₀	R	t_6	Ra	a_6	91	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

 $memory[Ra+displacement] = Rb_{[15..0]}$

SCX - Store Character Indexed

Description:

A sixteen bit value is stored to memory from the source register Rc. The memory address is the sum of register Ra and scaled register Rb. The memory address must be character aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	.C ₆	R	b_6	R	a_6	C1	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+Rb*scale] = Rb

SEI - Set Interrupt Mask

Description:

The interrupt mask is set, disabling maskable interrupts. This instruction is available only in kernel mode.

Instruction Format:

15	8	7	0
FBh ₈	-	Pn ₄	Pc ₄

Clock Cycles: 1

Operation:

im = 1

SH - Store Half-word

Description:

A thirty-two bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be halfword aligned.

Instruction Format:

_	39 37	36	28	27	22	21	16	15	8	7	0
	Seg₃	Displace	ement ₈₀	R	b_6	Ra	a_6	92h	18	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

 $memory[Ra + displacement] = Rb_{[31..0]}$

SHL - Shift Left

Description:

Shift register Ra left by Rb bits and place result into register Rt. A zero is shifted into the least significant bit.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	00	h ₆	Rt	6	Rl	b_6	R	a ₆	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << Rb

SHLI - Shift Left by Immediate

Description:

Shift register Ra left by n bits and place result into register Rt. A zero is shifted into the least significant bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
10	h ₆	Rt	6	lm	m ₆	Ra	a_6	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << #n

SHLU - Shift Left Unsigned

Description:

Shift register Ra left by Rb bits and place the result into register Rt. A zero is shifted into the least significant bit.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	02	h ₆	Rt	6	Rl	b_6	R	a ₆	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << Rb

SHLUI - Shift Left Unsigned by Immediate

Description:

Shift register Ra left by n bits and place the result into register Rt. A zero is shifted into the least significant bit.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	12	h_6	Rt	6	lm	m ₆	R	a ₆	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << #n

SHR - Shift Right

Description:

Shift register Ra right by Rb bits and place result in register Rt. The sign bit is preserved.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
01	h ₆	Rt	6	R	b_6	R	a_6	58ł	۱8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> Rb

SHRI - Shift Right by Immediate

Description:

Shift register Ra right by n bits and place result into register Rt. The sign bit is preserved.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
11	h ₆	Rt	6	lm	m ₆	R	a_6	58ł	٦8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> #n

SHRU - Shift Right Unsigned

Description:

Shift register Ra right by register Rb bits. A zero is shifted into the sign bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
03	h ₆	Rt	6	R	b_6	R	a_6	58l	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> Rb

SHRUI - Shift Right Unsigned by Immediate

Description:

Shift register Ra right by n bits and place result into register Rt. A zero is shifted into the sign bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
13	h ₆	Rt	6	lm	m ₆	R	a_6	58ł	٦8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> #n

SHX - Store Half-word Indexed

Description:

A thirty-two bit value is stored to memory from the source register Rb. The memory address is the sum of register Ra and scaled register Rb. The memory address must be half-word aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b_6	R	a_6	C2	h ₈	Pn ₄	Pc_4

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+Rb] = Rb

STCMP - String Compare

Description:

This instruction compares data from the memory location addressed by Ra plus Rc to the memory location addressed by Rb plus Rc until the loop counter LC reaches zero or until a mismatch occurs. Rc acts as an index and increments or decrements by the size of the operation as the move takes place. This instruction is interruptible. The data must be in the same segment and appropriately aligned. The loop counter is set to zero when a mismatch occurs. The index of the mismatch is contained in register Rc.

Instruction Format:

_	37	34	33	28	27	22	21	16	15	8	7	0
	Sg₃	O ₃	Ro	C ₆	RI	0 ₆	Ra	a ₆	9Ah	8	Pn ₄	Pc ₄

O ₃	Assembler Mnemonic						
0	STCMP.BI	bytes incrementing					
1	STCMP.CI	characters incrementing					
2	STCMP.HI	half-word incrementing					
3	STCMP.WI words incrementing						
4	STCMP.BD	bytes decrementing					
5	STCMP.CD	characters decrementing					
6	STCMP.HD	half-word decrementing					
7	STCMP.WD	word decrementing					

Execution Units: Memory

```
temp = 0 while LC <> 0 mem[Rb + Rc] = mem[Ra + Rc] Rc = Rc + /- amt LC = LC - 1
```

STFND - String Find

Description:

This instruction compares data from the memory location addressed by Ra plus Rc to the data in register Rb until the loop counter LC reaches zero or until a match occurs. Rc acts as an index and increments or decrements by the size of the operation as the move takes place. This instruction is interruptible. The data must be appropriately aligned. The loop counter is set to zero when a match occurs. The index of the match is contained in register Rc.

Instruction Format:

37	34	33	28	27	22	21	16	15	8	7	0
Sg₃	O ₃	Ro	6	RI	0 ₆	Ra	3 6	9Bh	8	Pn ₄	Pc ₄

O ₃	Assembler Mnemonic	
0	STFNDBI	bytes incrementing
1	SFNDCI	characters incrementing
2	STFNDHI	half-word incrementing
3	STFNDWI	words incrementing
4	STFNDBD	bytes decrementing
5	STFNDCD	characters decrementing
6	STFNDHD	half-word decrementing
7	STFNDWD	word decrementing

Execution Units: Memory

```
temp = 0
while LC <> 0
if (mem[Ra + Rc] = Rb)
stop
Rc = Rc +/- amt
LC = LC - 1
```

STI - Store Immediate

Description:

A six bit value is zero extended to sixty-four bits and stored to memory. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be word aligned.

Instruction Format:

39 37	36	28	27	22	21	16	15	8	7	0
Seg ₃	Displace	ment ₈₀	lm	m ₆	R	a ₆	96	h ₈	Pn ₄	Pc ₄

Execution Units: All ALU's / Memory

Operation:

memory[Ra + displacement] = zero extend (Imm_[5..0])

STIX - Store Immediate Indexed

Description:

A ten bit value is zero extended to sixty-four bits and stored to memory. The memory address is the sum of register Ra and scaled register Rb. The memory address must be word aligned.

Instruction Format:

3	39	36	35 34	33	28	27	22	21	16	15		8	7	0
	Imm		Sc ₂	Imr	n ₅₀	R	b ₆	R	a ₆		C6h ₈		Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

 $memory[Ra + Rb * scale] = zero extend (Imm_{[9..0]})$

STMV - String Move

Description:

This instruction moves a data from the memory location addressed by Ra plus Rc to the memory location addressed by Rb plus Rc until the loop counter LC reaches zero. Rc acts as an index and increments or decrements by the size of the operation as the move takes place. This instruction is interruptible. The data moved must be in the same segment and appropriately aligned.

Instruction Format:

37	34	33	28	27	22	21	16	15	8	7	0
Sg₃	O ₃	R	C ₆	R	b_6	R	a_6	99h	18	Pn ₄	Pc ₄

O ₃	Assembler Mnemonic					
0	STMVBI	move bytes incrementing				
1	STMVCI	move characters incrementing				
2	STMVHI	move half-word incrementing				
3	STMVWI move words incrementing					
4	STMVBD	move bytes decrementing				
5	STMVCD	move characters decrementing				
6	STMVHD	move half-word decrementing				
7	STMVWD	move word decrementing				

Execution Units: Memory

```
temp = 0 while LC <> 0 mem[Rb + Rc] = mem[Ra + Rc] Rc = Rc + /- amt LC = LC - 1
```

STP - Stop / Slow Down

Description:

This instruction controls the core clock rate which affects power consumption. The immediate constant is loaded into a shift register that controls the frequency of clock pulses seen by the processor. Setting the constant to FFFFh provides the maximum clock rate. Setting the constant to zero stops the clock completely. With the clock stopped completely the core must be reset or an NMI interrupt must occur before the core will continue processing. After reset or NMI the core begins processing at a half the maximum clock rate.

Instruction Format:

31	16	15	8	7	0
Immediate ₁₆	diate ₁₆		F6h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

 $Rt = Ra_{[31:0]}$

Typical Values For Shift Register

Value	
0000	Stop clock completely
8888	25% rate
AAAA	50% rate
EEEE	75% rate
FFFF	Full power, max clock rate

STSB - Store String Byte

Description:

This instruction stores a byte contained in register Rb to consecutive memory locations beginning at the address in Ra until the loop counter LC reaches zero. Ra is updated with by the number of bytes written. This instruction is interruptible.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
Sg₃	03	2	6	R	b_6	R	a ₆	98h	l ₈	Pn ₄	Pc ₄

Execution Units: Memory

```
temp = 0 while LC <> 0 mem[Ra] = Rb_{[7:0]} Ra = Ra + 1 LC = LC - 1
```

STSC - Store String Character

Description:

This instruction stores a character (16 bit value) to consecutive memory locations beginning at the address in Ra until the loop counter reaches zero. The memory address must be character aligned. Ra is updated by the number of bytes written. This instruction is interruptible.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
Sg_3	13	2	6	R	b_6	R	a ₆	98h	18	Pn ₄	Pc ₄

Execution Units: Memory

```
temp = 0
while LC <> 0
mem[Ra] = Rb<sub>[15:0]</sub>
Ra = Ra + 2
LC = LC - 1
```

STSH - Store String Half-word

Description:

This instruction stores a half-word (32 bit value) to consecutive memory locations beginning at the address in Ra until the loop counter reaches zero. The memory address must be half-word aligned. Ra is updated by the number of bytes written. This instruction is interruptible.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	Sg₃	23	~	6	R	b_6	Ra	a ₆	98h	18	Pn ₄	Pc ₄

Execution Units: Memory

```
temp = 0 while LC <> 0 mem[Ra] = Rb_{[31:0]} Ra = Ra + 4 LC = LC - 1
```

STSW - Store String Word

Description:

This instruction stores a word (64 bit value) to consecutive memory locations beginning at the address in Ra until the loop counter reaches zero. The memory address must be half-word aligned. Ra is updated by the number of bytes written. This instruction is interruptible.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
Sg₃	33	~ ₆		Rb ₆		Ra ₆		98h ₈		Pn ₄	Pc ₄

Execution Units: Memory

```
temp = 0 while LC <> 0 mem[Ra] = Rb_{[63:0]} Ra = Ra + 8 LC = LC - 1
```

SUB - Register-Register

Description:

This instruction subtracts one register from another and places the result into a third register. This instruction may cause an overflow exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
01	h ₆	Rt	.6	R	b_6	R	a_6	401	۱8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra - Rb

SUBI - Register-Immediate

Description:

This instruction subtracts an immediate value from a register and places the result into a register. This instruction may cause an overflow exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	ate ₁₁₀	R	t ₆	R	a ₆	491	1 ₈	Pn₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra - Imm

SUBU - Register-Register

Description:

This instruction subtracts one register from another and places the result into a third register. This instruction never causes an exception.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	05		Rt	6	Rl	b ₆	Ra	a ₆	40ł		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra - Rb

SUBUI - Register-Immediate

Description:

This instruction subtracts an immediate value from a register and places the result into a register. This instruction never causes an exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Imme	diate ₁₁₀	R	t ₆	R	a_6	4D	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra - Imm

SW - Store Word

Description:

A sixty-four bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended offset and register Ra. The memory address must be word aligned.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displace	ement ₈₀	R	t ₆	Ra	a_6	93	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+offset] = Rb

SWCR - Store Word and Clear Reservation

Description:

If there is a reservation present on the memory address then a sixty-four bit value is stored to memory from the source register Rs and the reservation is cleared. If there is no reservation present then memory is not updated. If the update was successful then predicate register zero is set to 'ne' status, otherwise the predicate register is set to 'eq' status. The memory address is the sum of the sign extended offset and register Ra. The memory address must be word aligned. This instruction relies on the memory system for implementation.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0	
Sg₃	Displac	ement ₈₀	R	S ₆	Ra	\mathbf{a}_6	8Cl	1 ₈	Pn₄	Pc ₄	

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+offset] = Rb, reservation cleared

SWS - Store Word Special

Description:

A sixty-four bit value is stored to memory from the source special purpose register Spr. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be word aligned.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displace	ement ₈₀	Sp	r ₆	R	a_6	9El	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra + displacement] = Spr

SWX - Store Word Indexed

Description:

A sixty-four bit value is stored to memory from the source register Rc. The memory address is the sum of register Ra and scaled register Rb. The memory address must be word aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	Ro	C_6	R	b_6	R	a_6	C3	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+Rb] = Rc

SXB - Sign Extend Byte

Description:

This instruction sign extends a register from bit 8 to 63 and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
C_4	R	t_6	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

$$Rt = {56{Ra_{[7]}}}, Ra_{[7:0]}$$

SXC - Sign Extend Character

Description:

This instruction sign extends a register from bit 16 to 63 and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
D_4	R	$t_{\scriptscriptstyle 6}$	R	a ₆	A7	h ₈	Pn_4	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

$$Rt = {48{Ra_{[15]}}}, Ra_{[15:0]}$$

SXH - Sign Extend Half-word

Description:

This instruction sign extends a register from bit 32 to 63 and places the result in a target register.

Instruction Format:

_	31 28	27	22	21	16	15	8	7	0
	E_4	R	$t_{\scriptscriptstyle 6}$	R	a ₆	A7	h ₈	Pn_4	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

$$Rt = {32{Ra}_{[31]}}}, Ra_{[31:0]}$$

SYNC - Synchronization Barrier

Description:

All instructions before the SYNC command are completed before any following instructions are started. Note that this instruction has an effect even if the predicate is false; this does not affect the correct operation of the program, only performance is affected.

Instruction Format:

15	8	7	0
F7h ₈	3	Pn ₄	Pc ₄

Clock Cycles: 1

SYS -Call system routine

Description:

This instruction calls a system function located as the sum of the offset times 16 plus code address register 12. The return address is stored in the EPC register (code address register #13). This instruction causes the core to switch to kernel mode.

Instruction Format:

31	24	23 20	19 16	15	8	7	0
Offs	et ₇₀	Ch ₄	Dh ₄	A5	h ₈	Pn ₄	Pc ₄

Operation:

TLB - TLB Command

Description:

The command is executed on the TLB unit. The command results are placed in internal TLB registers which can be read or written using TLB command instruction. If the operation is a read register operation then the register value is placed into Rt. If the operation is a write register operation, then the value for the register comes from Rb. Otherwise the Rb/Rt field in the instruction is ignored.

This instruction is only available in kernel mode.

Instruction Format:

3130	29	24	23	16	15	8	7	0
~2	Rb/	'Rt ₆	Tn₄	Cmd₄	F0h	18	Pn ₄	Pc ₄

Clock Cycles: 3

Tn₄ – This field identifies which TLB register is being read or written.

Reg no.		Assembler
0	Wired	Wired
1	Index	Index
2	Random	Random
3	Page Size	PageSize
4	Virtual page	VirtPage
5	Physical page	PhysPage
7	ASID	ASID
8	Data miss address	DMA
9	Instruction miss address	IMA
10	Page Table Address	PTA
11	Page Table Control	PTC

TLB Commands

Cmd	Description	Assembler
0	No operation	
1	Probe TLB entry	TLBPB
2	Read TLB entry	TLBRD
3	Write TLB entry corresponding to random register	TLBWR
4	Write TLB entry corresponding to index register	TLBWI
5	Enable TLB	TLBEN
6	Disable TLB	TLBDIS

7	Read register	TLBRDREG
8	Write register	TLBWRREG
9	Invalidate all entries	TLBINV

Probe TLB – The TLB will be tested to see if an address translation is present.

Read TLB – The TLB entry specified in the index register will be copied to TLB holding registers.

Write Random TLB – A random TLB entry will be written into from the TLB holding registers.

Write Indexed TLB – The TLB entry specified by the index register will be written from the TLB holding registers.

Disable TLB – TLB address translation is disabled so that the physical address will match the supplied virtual address.

Enable TLB – TLB address translation is enabled. Virtual address will be translated to physical addresses using the TLB lookup tables.

The TLB will automatically update the miss address registers when a TLB miss occurs only if the registers are zero to begin with. System software must reset the registers to zero after a miss is processed. This mechanism ensures the first miss that occurs is the one that is recorded by the TLB.

PageTableAddr – This is a scratchpad register available for use to store the address of the page table.

PageTableCtrl – This is a scratchpad register available for use to store control information associated with the page table.

TST - Register Test Compare

Description:

The register test compare compares a register against the value zero and sets the predicate flags appropriately.

Instruction Format:

2322	21	16	15 12	11 8	7	0
02	R	a ₆	04	Pt ₄	Pn ₄	Pc ₄

Clock Cycles: 1

Operation:

ZXB - Zero Extend Byte

Description:

This instruction zero extends a register from bit 8 to 63 and places the result in a target register. This instruction is typically used to perform an unsigned load operation with the LVB instruction.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
C_4	R	t_6	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

 $Rt = Ra_{[7:0]}$

ZXC - Zero Extend Character

Description:

This instruction zero extends a register from bit 16 to 63 and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
D_4	R	t ₆	R	a ₆	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

 $Rt = Ra_{[15:0]}$

ZXH - Zero Extend Half-word

Description:

This instruction zero extends a register from bit 32 to 63 and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
E ₄	R	Rt ₆	R	a_6	A7	'h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

 $Rt = Ra_{[31:0]}$

Opcode Map

				1												
	x0	x1	x2	х3	x4	x5	x6	x7	x8	x9	хA	хB	хC	хD	хE	xF
0x	TST / FTST	/ FSTST														
1x	CMP / FCN	MP / FSCMP														
2x	CMPI															
3x	BR															
4x	{RR}	{R}	{P}				BITI	ADDUI	ADDI	SUBI	MULI	DIVI	ADDUI	SUBUI	MULUI	DIVUI
5x	{logic}	MLO		ANDI	ORI	EORI			{shift}							
6x												_2ADD UI	_4ADD UI	_8ADD UI	_16ADD UI	LDI
7x	NEG	NOT	MUX				{FMAC}	{double r}	{float rr}	{single r}						
8x	LB	LBU	LC	LCU	LH	LHU	LW	LFS	LFD			LVWAR	SWCR	LEA	LWS	LCL
9x	SB	SC	SH	SW	SFS	SFD	STI	CAS	STS	STMV	STCMP	STFND		LDIS	SWS	CACHE
Ax	JSR	JSR	JSR	RTS	LOOP	SYS	INT	{R}	MFSPR	MTSPR	{bitfld}	MOVS	LVB	LVC	LVH	LVW
Bx	LBX	LBUX	LCX	LCUX	LHX	LHUX	LWX									
Сх	SBX	SCX	SHX	SWX			STIX	INC	PUSH	PEA	POP	LINK	UNLINK			
Dx							LW									
Ex																
Fx	{TLB}	NOP	RTS	RTE	RTI	{BCD}	STP	SYNC	MEMSB	MEMDB	CLI	SEI	RTD			IMM

{RR} Opcodes –Func₆

	x0	x1	x2	х3	x4	x5	х6	x7	x8	x9	хA	хВ	хC	хD	хE	хF
0x	ADD	SUB	MUL	DIV	ADDU	SUBU	MULU	DIVU	2ADDU	4ADDU	8ADDU	16ADDU				
1x	MIN	MAX														
2x																
3x																

{logic} Opcodes – Func₆

	x0	x1	x2	х3	х4	x5	х6	x7	x8	x9	хA	хВ	хC	хD	хE	xF
0x	AND	OR	EOR	NAND	NOR	ENOR	ANDC	ORC								
1x																
2x																
3x																

F5 {BCD} Opcodes – Func₆

		x0	x1	x2	х3	x4	x5	х6	x7	x8	x9	хA	хB	хC	хD	хE	хF
Ī	0x	BCDADD	BCDSUB	BCDMUL													

78 - {float -rr} Opcodes -Func₆

	х0	x1	x2	х3	х4	x5	х6	х7	х8	x9	хА	хВ	хС	хD	хE	хF
0x								FCMP	FADD	FSUB	FMUL	FDIV				
1x								FCMPS	FADDS	FSUBS	FMULS	FDIVS				
2x																
3x																

77 - Double {R} Opcodes - Func₄

	x0	x1	x2	х3	х4	x5	х6	х7	x8	x9	хА	хВ	хС	хD	хE	xF
0x	FMOV		FTOI	ITOF	FNEG	FABS	FSIGN	FMAN	FNABS				FSTAT	FRM		

79 - Single {R} Opcodes – Func₄

	х0	x1	x2	х3	x4	x5	х6	x7	x8	x9	хA	хB	хC	хD	хE	хF
0x	FMOVS		FTOIS	ITOFS	FNEGS	FABSS	FSIGNS	FMANS	FNABSS				FTX	FCX	FEX	FDX

A7 {R} Opcodes – Func₄

	x0	x1	x2	х3	х4	x5	х6	x7	x8	x9	хA	хB	хC	хD	хE	хF
0x	MOV	NEG	NOT	ABS	SGN	CNTLZ	CNTLO	CNTPOP	SXB	SXC	SXH	СОМ	ZXB	ZXC	ZXH	

41 {R} Opcodes – Func₄

	x0	x1	x2	х3	х4	x5	х6	x7	x8	x9	хA	хB	хС	хD	хE	хF
0x	CPUID	REDOR	REDAND	PAR												

42 - {Predicate Logic} Opcodes - Func₆

	x0	x1	x2	х3	х4	x5	х6	х7	x8	x9	хA	хВ	хС	хD	хE	хF
0x	PAND	POR	PEOR	PNAND	PNOR	PENOR	PANDC	PORC								
1x																
2x																
3x																

58 - {shift} Opcodes - Func₆

	x0	x1	x2	х3	х4	x5	х6	х7	х8	x9	хА	хВ	хС	хD	хE	хF
0x	SHL	SHR	SHLU	SHRU	ROL	ROR										
1x	SHLI	SHRI	SHLUI	SHRUI	ROLI	RORI										
2x																
3x																

AA {Bitfield} Opcodes – Func₄

	x0	x1	x2	х3	х4	x5	х6	x7	х8	x9	хA	хВ	хC	хD	хE	хF
0x	BFINS	BFSET	BFCLR	BFCHG	BFEXTU	BFEXT	BFINSI									