FISA64

## **Programming Model**

## **General Purpose Register Array**

There is an array of 32, 64 bit general purpose integer registers.

	Usage							
r0	always zero							
r1	return value							
r2								
r3	temporary register							
r4	temporary register							
r5	temporary register							
r6	temporary register							
r7	temporary register							
r8	temporary register							
r9	temporary register							
r10	temporary register							
r11	register var							
r12	r12 register var							
r13	register var							
r14	register var							
r15	register var							
r16	register var							
r17	register var							
r18	register var							
r19								
r20								
r21								
r22								
r23								
r24	task register (TR) <sup>1</sup>							
r25	thread pointer							
r26	global pointer							
r27	frame pointer (BP)							
r28	catch link address (XLR)							
r29								
r30	stack pointer (SP)							
r31	return address (LR)							

<sup>1</sup> Not updateable in user mode.

## **Special Purpose Registers**

Most special purpose registers are accessible only in kernel mode. A privilege violation will result if attempting to access a special purpose register in user mode that is not available to that mode.

There are no results forwarding on the update of a special purpose register. If the value of the register is required immediately in the following few instructions, then some provision must be made to allow the special purpose register to update. This can be done by following a move to the spr with a couple of NOP instructions. Alternately a branch to a delay subroutine could be performed.

### Control Register Zero (SPR 00 or CR0)

This register contains a bit to enable protected mode.

63	62		32	30	9	6	1	0
~	~		bpe	ce	·	J		Pe

PE: Protected Mode enable: 1 = enabled, 0 = disabled.

CE: cache enable: 1=enabled, 0 = disabled


bpe: branch predictor enable: 1=enabled, 0=disabled

### Tick Count Register (SPR 04 or TICK)

This register contains a count of the number of clock cycles that have passed since the last time the processor was reset. Tick may be used for high-resolution timing or performance measurement.

### **Clock Register (SPR 06)**

The clock register controls clock gating to the processor to allow lower power consumption. Gating is controlled with a bit pattern which is fed to a clock enable gate. The pattern is 50 bits long, allowed clock control (or power control) in 2% increments. For example loading the register with h2AAAAAAAAAAAAA will cause every other clock to be gated off, reducing the effective operating frequency of the core in half. Loading the register with a zero will stop the clock completely. However, a non-maskable interrupt or reset will reload the clock register with all ones, causing the processor to operate at maximum frequency.




### DBPC (SPR07)

This register stores the return address for a debug interrupt processing routine. This register is automatically loaded when a debug interrupt occurs. The program counter is loaded from this register automatically as part of the RTD instruction processing.



### IPC (SPR08)

This register stores the return address for a hardware interrupt (NMI / IRQ) processing routine. This register is automatically loaded when a hardware interrupt occurs. The program counter is loaded from this register automatically as part of the RTI instruction processing.



## EPC (SPR09)

This register stores the return address for a software exception processing routine (OVERFLOW / privilege violation). This register is automatically loaded when a software exception occurs. The program counter is loaded from this register automatically as part of the RTE instruction processing.


6	3	0
	Value <sub>630</sub>	

### **Interrupt Vector Table Base Address (SPR 10 or VBR)**

This register contains the physical base address of the interrupt vector table in memory. The Table is 4kB aligned.

63	12	11		0
Address <sub>6312</sub>			000 <sub>12</sub>	

Interrupt vector table entries are 64 bits in size.



### MULH (SPR14)

This register contains the high order bits of the multiplier product. It is available to both kernel and user modes.



### **EA (SPR40)**

This register holds the effective address associated with a memory tag. The tag number is contained in bits 16 to 26. The tag associated with this address will be accessible in the TAGS special purpose register. Note that this register and following tag access should be executed with interrupts disabled to prevent the effective address from changing before the tag is updated or read. Also no memory operation should occur between setting this register and updating or reading the tag. This register also reflects the latest effective address calculated by the processor and will be automatically updated when a memory operation occurs.

63		0
~	tag number <sub>11</sub>	Offset <sub>16</sub>

## TAGS (SPR41)

This register makes the tag value accessible for update or read-back. It is used in association with the EA special purpose register. Writing this register will update the tag identified in the EA register.

63		0
•	~	Tag <sub>16</sub>


### LOTGRP (SPR 42)

This register contains a list of memory groups that the process belongs to. The owning group associated with a memory tag is compared to this list during a memory access. If the group is in the list then the memory access is allowed, otherwise a memory fault exception occurs. This comparison takes place only in user mode; in kernel mode the kernel owns all of memory so the memory access is always allowed.

63 60	59	50	49	40	39	30	29	20	19	10	9	0
~ G		up5	Gro	up4	Gro	up3	Gro	up2	Gro	up1	Gro	up0

### **Compare and Swap (SPR44 or CAS)**

This register is to support the compare and swap (CAS) instruction. If the value in the addressed memory location identified by the CAS instruction is equal to the value in the CAS register, then the source register is written to the memory location, and the source register is loaded with the value 1. Otherwise if the value in the addressed memory location doesn't match the value in this register, then value at the memory location is loaded into the CAS register, and the source register is set to zero. No write to memory occurs if the match fails.




### MYST (SPR45)

This register is to supports the MYST instruction. During execution of the MYST instruction the function code of the operation to be performed is loaded from this register. The MYST register is available to both user and kernel modes.



## Debug Address Register (SPR50 to SPR53 or DBAD0 to DBAD3)

These registers contain addresses of instruction or data breakpoints.



## **Debug Control Register (SPR54)**

These registers contains bits controlling the circumstances under which a debug interrupt will occur.

bits								
3 to 0 Enables a specific debug address register to do address matching. If								
	the corresponding bit in this register is set and the address	SS						
(instruction or data) matches the address in the debug address								
	register then a debug interrupt will be taken.							
17, 16	17, 16 This pair of bits determine what should match the debug address							
	register zero in order for a debug interrupt to occur.							
17:16								
	00 match the instruction address							
	01 match a data store address							
	10 reserved							
	11 match a data load or store address	11 match a data load or store address						
19, 18	This pair of bits determine how many of the address bits need to							
	match in order to be considered a match to the debug address							
	register. These bits are ignored when matching instruction addresses,							
	which are always half-word aligned.							
	19:18	Size						
	00 all bits must match	byte						
	01 all but the least significant bit should match	char						
	all but the two LSB's should match	half						
	all but the three LSB's should match	word						
23 to 20	Same as 16 to 19 except for debug address register one.	_						
27 to 24	Same as 16 to 19 except for debug address register two.							
31 to 28	Same as 16 to 19 except for debug address register three.	•						
62	This bit is a history bit for single stepping mode. The debu	ıg interrupt						
	records bit 63 into bit 62 when a debug interrupt occurs.	Then turns						
	off SSM by writing a zero to bit 63. On return from debug	routine						
	(RTD) this bit is restored into bit 63 re-enabling SSM.							
63	This bit enables SSM (single stepping mode)							

## **Debug Status Register (SPR55)**

This register contains bits indicating which addresses matched. These bits are set when an address match occurs, and must be reset by software.


bit	
0	matched address register zero
1	matched address register one
2	matched address register two
3	matched address register three
63 to 4	not used, reserved

### **Memory Protection System**

A key feature required to increase system reliability and robustness is memory protection. Memory should be protected against inadvertent access by the process that doesn't own a particular piece of memory. The system used here provides memory protection, but not address virtualization.

Memory is organized into lots which are 64kB in size. Memory is protected using a system of tags associated with each lot of memory. The tag associated with a memory lot contains the lot owner's group, and read / write / execute indicators.

# FISA64 – Memory Management



The lot owner field in the memory tag represents a group of processes which may access the memory lot. Each process in the system may be associated with up to six memory groups. Which memory groups the process is a part of is stored in the LOTGRP special purpose register.

### **Interrupts**

FISA64 uses a vectored interrupt system with support for 512 interrupt vectors.

### **Interrupt Vector Table Usage**

The following table outlines which vector is used for a given purpose. These vectors are specific to FISA64. Under the HW column an 'x' indicates that the interrupt is internally generated by the processor; the vector is hard-wired to that use. An 'e' indicates an externally generated interrupt, the usage may vary depending on the system.

Vecno		HW	Description
0			
1			
2			FMTK Scheduler
3			debug interrupt
4			OS API call
449	KRST	е	Keyboard reset interrupt
450	MSI	е	Millisecond Interrupt
451	TICK	е	FMTK Tick Interrupt
463	KBD	е	Keyboard interrupt
487	BND	Х	Bounds check exception
488	DBZ	Х	divide by zero
489	OFL	Х	overflow
493	FLT	Х	floating point exception
494	TAP	Х	debug tap interrupt
495	SSM	Х	single-step interrupt
496	BPT	Х	breakpoint
497	EXF	Х	Executable fault
498	DWF	Х	Data write fault
499	DRF	Х	data read fault
501	PRIV	Х	privilege level violation
508	DBE	Х	data bus error
509	IBE	Х	instruction bus error
510	NMI	Х	Non-maskable interrupt

## **Instruction Set Description**

A description of the instruction set follows.

### **ADD** - addition

ADD Rt, Ra, #i15 ADD Rt, Ra, Rb ADDU Rt, Ra, #i15 ADDU Rt, Ra, Rb

### **Instruction Formats:**

04 <sub>7</sub> h	<b>6</b> 3	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ADD Rt,Ra,Rb
Immediate <sub>15</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	047	ADD Rt,Ra,#imm	
14 <sub>7</sub> h	<b>~</b> <sub>3</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ADDU Rt,Ra,Rb
Immediate <sub>15</sub>			Rt <sub>5</sub>	Ra <sub>5</sub>	147	ADDU Rt,Ra,#imm

### **Operation**:

Register Immediate Form

Rt = Ra + immediate<sub>15</sub>

Register-Register Form

Rt = Ra + Rb

### Notes:

The immediate constant may be extended up to 64 bits with immediate prefix instructions.

Currently the ADD and ADDU instruction both operate the same way. The distinction between the ADD and ADDU instructions is that the ADD instruction may cause an overflow exception, while the ADDU instruction never will.

## AND - bitwise logical 'and'

AND Rt, Ra, #i15 AND Rt, Ra, Rb

### **Instruction Formats:**

0C <sub>7</sub>	<b>~</b> <sub>3</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	AND Rt,Ra,Rb
Imme	Immediate <sub>15</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	0C <sub>7</sub>	AND Rt,Ra,#imm

## **Operation**:

### Register Immediate Form

Rt = Ra & immediate<sub>15</sub>

## Register-Register Form

Rt = Ra & Rb

### Notes:

## **ASL - Arithmetic Shift Left**

ASL Rt, Ra, #i6 ASL Rt, Ra, Rb

### **Instruction Formats:**

30 <sub>7</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ASL
38 <sub>7</sub>	Imm <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ASL#

## **Operation**:

## Register Immediate Form

Rt = Ra << immediate<sub>6</sub>

## Register-Register Form

Rt = Ra << Rb

### Notes:

The least significant bits are loaded with zeros.

## **ASR - Arithmetic Shift Right**

ASR Rt, Ra, #i6 ASR Rt, Ra, Rb

### **Instruction Formats:**

34 <sub>7</sub>	<b>~</b> <sub>3</sub>	Rb₅	Rt <sub>5</sub>	Ra₅	27	ASR Rt, Ra, Rb
3C <sub>7</sub>	~2	Imm <sub>6</sub>	Rt <sub>5</sub>	Ra₅	27	ASR Rt, Ra, #i6

## **Operation**:

### Register Immediate Form

Rt = Ra >> immediate<sub>6</sub>

## Register-Register Form

Rt = Ra >> Rb

### Notes:

Performs an arithmetic shift right, preserving the sign bit of the value.

### **BFCHG - Bitfield Change**

23	me <sub>6</sub>	mb <sub>6</sub>	Rt <sub>5</sub>	Ra₅	03h <sub>7</sub>
-3					00/

### **Description:**

Inverts the bitfield in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

### **BFCLR - Bitfield Clear**

$\frac{1_3}{}$ me <sub>6</sub> mb <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	03h <sub>7</sub>
--	-----------------	-----------------	------------------

### **Description:**

Sets the bits to zero of the bitfield in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

### **BFEXT - Bitfield Extract**

5₃	me <sub>6</sub>	$mb_6$	Rt <sub>5</sub>	Ra₅	03h <sub>7</sub>
- 3			• 5		/

### **Description:**

Extracts a bitfield from register Ra located between the mask begin (mb) and mask end (me) bits and places the sign extended result into the target register. This instruction may be used to sign extend a value beginning at any bit.

### **BFEXTU - Bitfield Extract Unsigned**

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
--

### **Description:**

Extracts a bitfield from register Ra located between the mask begin (mb) and mask end (me) bits and places the zero extended result into the target register. This instruction may be used to zero extend a value beginning at any bit.

## **BFINS - Bitfield Insert**

3 <sub>3</sub>	me <sub>6</sub>	$mb_6$	Rt <sub>5</sub>	Ra <sub>5</sub>	03h <sub>7</sub>
43	me <sub>6</sub>	$mb_6$	Rt <sub>5</sub>	Imm <sub>5</sub>	03h <sub>7</sub>

### **Description:**

Inserts a bitfield into the target register located between the mask begin (mb) and mask end (me) bits from the low order bits of Ra or an immediate value.

## **BFSET - Bitfield Set**

_				_	0.01
()2	$me_6$	$mb_6$	l Rt₂	Ra₌	()3h-
03	11106	11106	1105	1105	0311/

### **Description:**

Sets the bits to one of the bitfield in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

## **Bcc - Branches**

Bcc Ra,target\_address

### **Instruction Formats:**

Disp <sub>15</sub>	~2	Op₃	Ra₅	3D <sub>7</sub> h	Bcc address
--------------------	----	-----	-----	-------------------	-------------

### **Operation**:

If (condition) PC= PC +{displacement,2'b00} *Notes*:

Branches are relative to the current program counter. A branch is taken to the target address if the condition is true. Branches may branch forwards or backwards up to 64kB in range. The unused bits in the instruction should be set to zero.

The branch condition tests a register against the value zero.

Op <sub>3</sub>	Mne.	
0	BEQ	branch if equal to zero
1	BNE	branch if not equal
2	BGT	branch if greater than
3	BGE	branch if greater or equal
4	BLT	branch if less than
5	BLE	branch if less or equal
6		reserved
7		reserved

## **BRA - Branch Unconditionally**

BRA target\_address

### **Instruction Formats:**

Disp <sub>25</sub>	3A <sub>7</sub> h	Bcc address
--------------------	-------------------	-------------

## **Operation**:

PC= PC +{displacement,2'b00}

Notes:

Branches relative to the current program counter. A branch is taken to the target address if the condition is true. Branches may branch forwards or backwards up to 64MB in range.

## **BRK - Breakpoint**

**BRK** address

### **Instruction Formats:**

H <sub>2</sub>	~_4	Vector <sub>9</sub>	~10	38 <sub>7</sub>	BRK
----------------	-----	---------------------	-----	-----------------	-----

### **Operation**:

```
if (h = 0)
    epc = pc
else if (h = 1)
    dbpc = pc
else if (h = 2)
    ipc = pc
PC = vbr + vector * 16
```

#### Notes:

Perform an interrupt, exception or debug handler. The handler type is indicated by the 'H' field of the instruction. The BRK instruction is used by hardware interrupts to call a hardware interrupt processing routine. The appropriate return instruction (RTE, RTD, or RTI) should be used to return from the BRK handler. The BRK instruction causes the processor to switch to kernel mode.

## **BSR - Branch to Subroutine**

BSR target

### **Instruction Formats:**

Disp <sub>25</sub> 39 <sub>7</sub> h BSR address
--

### **Operation**:

### **Relative Address Form**

PC = PC+sign extend({Displacement,2'b00})

Branch to a subroutine using program counter relative addressing. The displacement field of the instruction is shifted left twice before being used. The subroutine must be within +/-64MB of the current program counter.

### **CAS - Compare and Swap**

CAS R1,R2,d[R4]

### **Instruction Format:**

Disp <sub>15</sub>	Rst <sub>5</sub>	Ra₅	6C <sub>7</sub> h	CAS
--------------------	------------------	-----	-------------------	-----

### **Operation:**

### **Description:**

If the contents of the addressed memory cell is equal to the contents of CAS special purpose register then a sixty-four bit value is stored to memory from the source register Rst and Rst is set equal to one. Otherwise Rst is set to zero and the contents of the memory cell is loaded into CAS. The memory address is the sum of the sign extended displacement and register Ra. The compare and swap operation is an atomic operation; the bus is locked during the load and potential store operation. This operation assumes that the addressed memory location is part of the volatile region of memory and bypasses the data cache. Note that the memory system must support bus locks in order for this instruction to work as expected.

This instruction is typically used to implement semaphores. The LWAR and SWCR may also be used to perform a similar function where the memory system does not support bus locks, but support address reservations instead.

#### **Assembler:**

CAS Rt,Rt,displacement[Ra]

## **CHK - Check and Exception**

CHK Rt, Ra, Bn

### **Instruction Formats:**

1A <sub>7</sub> ~ <sub>3</sub>	Rb₅	Rc <sub>5</sub>	Ra <sub>5</sub>	027	CHK Ra,Rc,Rb
Imm <sub>15</sub>		Rc <sub>5</sub>	Ra <sub>5</sub>	0B <sub>7</sub>	CHK Ra,Rc,#n

### **Operation**:

if not (Ra >= Rc and Ra < Rb or immediate)
 take bounds execption</pre>

### Notes:

This instruction may be used to validate a pointer or array index.

A register is checked against the upper and lower bounds contained in a register identified by the instruction. If the register is not between the upper and lower bounds then a bounds check exception is taken.

## **CMP - Comparison**

```
CMP Rt, Ra, #i16
CMP Rt, Ra, Rb
```

### **Instruction Formats:**

06 <sub>7</sub> ^	<b>~</b> <sub>3</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	CMP Rt,Ra,Rb
Immed	diate	215	Rt <sub>5</sub>	Ra <sub>5</sub>	067	CMP Rt,Ra,#imm

### **Operation**:

### Register Immediate Form

```
if (Ra < immediate)
  Rt = -1
else if (Ra = immediate)
  Rt = 0
else
  Rt = 1</pre>
```

### Register-Register Form

```
if (Ra < Rb)
   Rt = -1
else if (Ra = Rb)
   Rt = 0
else
   Rt = 1
Notes:</pre>
```

CMP performs a signed comparison of operands and sets the target register to -1, 0, or +1 if the first operand is less than, equal to, or greater than the second respectively.

## **CMPU - Unsigned Comparison**

CMPU Rt, Ra, #i16 CMPU Rt, Ra, Rb

### **Instruction Formats:**

16 <sub>7</sub>	<b>~</b> <sub>3</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	CMP Rt,Ra,Rb
Immed	diate	2 <sub>15</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	16 <sub>7</sub>	CMP Rt,Ra,#imm

### **Operation**:

### Register Immediate Form

```
if (Ra < immediate)
  Rt = -1
else if (Ra = immediate)
  Rt = 0
else
  Rt = 1</pre>
```

### Register-Register Form

```
if (Ra < Rb)
   Rt = -1
else if (Ra = Rb)
   Rt = 0
else
   Rt = 1
Notes:</pre>
```

CMP performs a signed comparison of operands and sets the target register to -1, 0, or +1 if the first operand is less than, equal to, or greater than the second respectively.

## **COM - bitwise ones complement**

COM Rt, Ra

### **Instruction Formats:**

-1 <sub>15</sub>	Rt <sub>5</sub>	Ra₅	0E <sub>7</sub>	COM Rt, Ra
------------------	-----------------	-----	-----------------	------------

## **Operation**:

## Register-Register Form

Rt = ~Ra

### Notes:

All the bits in Ra are inverted and placed into the target register Rt. This is an alternate mnemonic for the EOR instruction.

## **CPUID - Processor Identification**

CPUID Rt, Ra, #n

### **Instruction Formats:**

367	~	<b>I</b> <sub>4</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	CPUID
-----	---	-----------------------	-----------------	-----------------	-----	-------

### **Operation**:

## Register-Register Form

Rt = Processor Info Table[Ra|#n]

### Notes:

The CPUID instruction returns information about the processor. The contents of register Ra and a four bit immediate value are OR'd together to form an index into the information table. One or the other of register Ra or the immediate value should be zero.

Index	bits	Information Returned
0	15 to 0	The processor core number. This field is determined from an
		external input. It would be hard wired to the number of the core
		in a multi-core system.
	23 to 16	Processor chip number. On a motherboard with multiple chips
		this identifies the chip the core is located in. It is typically
		hardwired to zero.
	31 to 24	Board number. The number of the processor board in a system
		with more than one board.
	39 to 32	Box number, which box on a rack contains the processor.
2	63 to 0	Manufacturer name first eight chars
3	63 to 0	Manufacturer name
4	63 to 0	CPU class
5	63 to 0	CPU class
6	63 to 0	CPU Name
7	63 to 0	CPU Name
8	63 to 0	Model Number
9	63 to 0	Serial Number
10	63 to 0	Features bitmap

# **DIV - Division DIVU - Division**

DIV Rt, Ra, #i15 DIV Rt, Ra, Rb DIVU Rt, Ra, #i15 DIVU Rt, Ra, Rb

### **Instruction Formats**:

08 <sub>7</sub> h	<b>~</b> 3	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	DIV Rt,Ra,Rb
Imme	ediat	e <sub>15</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	087	DIV Rt,Ra,#imm
18 <sub>7</sub> h	<b>~</b> <sub>3</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	DIVU Rt,Ra,Rb
Imme	Immediate <sub>15</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	187	DIVU Rt,Ra,#imm

### **Operation**:

### Register Immediate Form

 $Rt = Ra / immediate_{15}$ 

### Register-Register Form

Rt = Ra / Rb

#### Notes:

The immediate constant may be extended up to 64 bits with immediate prefix instructions.

The signed registered form of the instruction may generate a divide by zero error if the divisor is zero. All other forms of the instruction including signed division by a constant never generate any exceptions.

## EOR - bitwise logical exclusive 'or'

EOR Rt, Ra, #i15 EOR Rt, Ra, Rb

### **Instruction Formats:**

0E <sub>7</sub>	<b>~</b> 3	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	EOR Rt,Ra,Rb
Immed	diate <sub>1</sub>	15	Rt <sub>5</sub> Ra <sub>5</sub> OE <sub>7</sub>		0E <sub>7</sub>	EOR Rt,Ra,#imm

## **Operation**:

### Register Immediate Form

Rt = Ra ^ immediate<sub>15</sub>

## Register-Register Form

Rt = Ra ^ Rb

### Notes:

### **IMM - Immediate Prefix**

IMM #i25 IMM #i25

### **Instruction Formats:**

Constant <sub>25</sub>	7C <sub>7</sub> h	IMM
------------------------	-------------------	-----

### **Operation**:

IMM1: constant buffer = sign extend (immediate<sub>32</sub>)

IMM2: constant buffer[63:32] = immediate<sub>32</sub>

#### Notes:

The IMM prefix appends 25 bits onto the 15 bit constant field of the following instruction then sign extends the resulting 40 bit constant out to 64 bits. Two immediate prefix instructions may be used in succession in order to append up to 49 bits onto the constant field of the following instruction. Thus a full 64 bit constant may be used by most instructions.

When debugging in single-step mode the immediate prefix is not treated as an independent instruction, rather it is an extension of the following instruction, so both the prefix and following instruction get executed in a single step.

The immediate prefix may not be used to extend the range of a branch instruction. If there is an immediate prefix applied to an instruction that doesn't use a constant, then the prefix will be ignored.

## **INC - Increment memory word**

INC d(Rn),#n

### **Instruction Formats:**

Displacement <sub>15</sub> Imm <sub>5</sub>	Ra₅	64 <sub>7</sub> h	INC d15(Rn),#n
---	-----	-------------------	----------------

## **Operation**:

## Register Indirect with Displacement Form

memory[displacement + Ra] = memory[displacement + Ra] + n

### Notes:

Increments the memory word by a signed five bit immediate constant. The displacement constant may be extended up to 64 bits with immediate prefix instructions.

## JMP – Jump

JMP (abs,Rn)
JMP d(Rn)

### **Instruction Formats:**

Immed <sub>15</sub>	0 <sub>5</sub>	Ra <sub>5</sub>	3C <sub>7</sub>	JMP
Immed <sub>15</sub>	0 <sub>5</sub>	Ra <sub>5</sub>	3E <sub>7</sub>	JMPI

## **Operation**:

### **Memory Indexed Indirect Form**

PC = memory[address + Rn]

## Register Indirect with Displacement Form

PC = displacement + Rn

#### Notes:

The address constant may be extended up to 64 bits with immediate prefix instructions.

This instruction is an alternate mnemonic for the JAL / JALI instruction, where the target register is specified as zero.

## JSR - Jump to Subroutine

JSR (abs,Rn) JSR d(Rn)

### **Instruction Formats:**

Immed <sub>15</sub>	1F <sub>5</sub>	Ra <sub>5</sub>	3C <sub>7</sub>	JSR
Immed <sub>15</sub>	1F <sub>5</sub>	Ra <sub>5</sub>	3E <sub>7</sub>	JSRI

### **Operation**:

### **Memory Indexed Indirect Form**

LR = PC

PC = memory[address + Rn]

### Register Indirect with Displacement Form

LR = PC

PC = displacement + Rn

Notes:

The address constant may be extended up to 64 bits with immediate prefix instructions.

This instruction is an alternate mnemonic for the JAL / JALI instruction, where the target register is specified as thrity-one (the link register).

## LB - Load Byte with Sign Extend

## LBX - Load Byte with Sign Extend

LB Rt, d(Rn)

LB Rt, d(Ra + Rb \* scale)

### **Instruction Formats:**

Displacement <sub>15</sub>		Rt <sub>5</sub> Ra <sub>5</sub> 40 <sub>7</sub> h		LB Rt,d15(Rn)		
Offset <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	48 <sub>7</sub> h	LB Rt,d(Ra+Rb*sc)

### **Operation**:

### Register Indirect with Displacement Form

Rt = sign extend(memory[displacement + Ra])

### Register-Register Form

Rt = sign extend(memory[offset + Ra + Rb \* scale])

#### Notes:

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

## LBU - Load Byte with Zero Extend

## LBUX - Load Byte with Zero Extend

LBU Rt, d(Rn) LBU Rt, d(Ra + Rb \* scale)

### **Instruction Formats:**

Displacement <sub>15</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	41 <sub>7</sub> h	LBU Rt,d15(Rn)	
Offset <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	49 <sub>7</sub> h	LBU Rt,d(Ra+Rb*sc)

### **Operation**:

### Register Indirect with Displacement Form

Rt = zero extend(memory[displacement + Ra])

### Register-Register Form

Rt = zero extend(memory[offset + Ra + Rb \* scale])

#### Notes:

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

## **LC - Load Character with Sign Extend**

## LCX - Load Character with Sign Extend

LC Rt, d(Rn)

LC Rt, d(Ra + Rb \* scale)

### **Instruction Formats:**

Displacement <sub>15</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	42 <sub>7</sub> h	LC Rt,d15(Rn)	
Offset <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	4A <sub>7</sub> h	LC Rt,d(Ra+Rb*sc)

### **Operation:**

### Register Indirect with Displacement Form

Rt = sign extend(memory[displacement + Ra])

### Register-Register Form

Rt = sign extend(memory[offset + Ra + Rb \* scale])

#### Notes:

This instruction loads a sixteen bit value from memory and sign extends it to sixty-four bits.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

### LCU - Load Character with Zero Extend

### **LCUX - Load Character with Zero Extend**

LCU Rt, d(Rn)

LCU Rt, d(Ra + Rb \* scale)

### **Instruction Formats:**

Displacement <sub>15</sub>		Rt <sub>5</sub>	Ra₅	43 <sub>7</sub> h	LCU Rt,d15(Rn)	
Offset <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra₅	4B <sub>7</sub> h	LCU Rt,d(Ra+Rb*sc)

### **Operation**:

### Register Indirect with Displacement Form

Rt = zero extend(memory[displacement + Ra])

### Register-Register Form

Rt = zero extend(memory[offset + Ra + Rb \* scale])

#### Notes:

A sixteen bit value is loaded from memory, zero extended and placed in the target register.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

## **LEA - Load Effective Address**

LEA Rt,d(Ra)

LEA Rt, d(Ra + Rb \* scale)

### **Instruction Formats:**

	Disp <sub>15</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	47 <sub>7</sub>	LEA
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	4F <sub>7</sub>	LEAX

## **Operation**:

### **Indexed Form**

Rt = address of (memory<sub>32</sub>[offset + Ra + Rb \* scale])

### Notes:

This instruction loads the target register with the address of the memory determined by the indexing operation.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

# LH - Load Half-word with Sign Extend

# LHX - Load Half-word with Sign Extend

LH Rt, d(Rn)

LH Rt, d(Ra + Rb \* scale)

#### **Instruction Formats:**

Displacement <sub>15</sub>		Rt <sub>5</sub> Ra <sub>5</sub>		44 <sub>7</sub> h	LH Rt,d15(Rn)	
Offset <sub>8</sub> Sc <sub>2</sub> Rb <sub>5</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	4C <sub>7</sub> h	LH Rt,d(Ra+Rb*sc)	

## **Operation:**

## Register Indirect with Displacement Form

Rt = sign extend(memory[displacement + Ra])

#### Register-Register Form

Rt = sign extend(memory[offset + Ra + Rb \* scale])

#### Notes:

This instruction loads a thirty-two bit value from memory and sign extends it to sixty-four bits.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

## LHU - Load Half-word with Zero Extend

## LHUX - Load Half-word with Zero Extend

LHU Rt, d(Rn) LHU Rt, d(Ra + Rb \* scale)

#### **Instruction Formats:**

Displacement <sub>15</sub>		Rt <sub>5</sub>	Ra₅	45 <sub>7</sub> h	LHU Rt,d15(Rn)
Offset <sub>8</sub> Sc <sub>2</sub> Rb <sub>5</sub>		Rt <sub>5</sub>	Ra₅	4D <sub>7</sub> h	LHU Rt,d(Ra+Rb*sc)

## **Operation**:

## Register Indirect with Displacement Form

Rt = zero extend(memory[displacement + Ra])

#### Register-Register Form

Rt = zero extend(memory[offset + Ra + Rb \* scale])

#### Notes:

A thirty-two bit value is loaded from memory, zero extended and placed in the target register.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

## LW - Load Word

## **LWX - Load Word**

LW Rt, d(Rn)

LW Rt, d(Ra + Rb \* scale)

#### **Instruction Formats:**

Displacement <sub>15</sub>		Rt <sub>5</sub> Ra <sub>5</sub> 46 <sub>7</sub> h		46 <sub>7</sub> h	LW Rt,d15(Rn)	
Offset <sub>8</sub> Sc <sub>2</sub> Rb <sub>5</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	4E <sub>7</sub> h	LW Rt,d(Ra+Rb*sc)	

# **Operation**:

## Register Indirect with Displacement Form

Rt = memory[displacement + Ra]

# Register-Register Form

Rt = memory[offset + Ra + Rb \* scale]

#### Notes:

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

## **LWAR - Load Word and Reserve**

LWAR Rt, d(Rn)

#### **Instruction Formats:**

Displacement <sub>15</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	5C <sub>7</sub> h	LWAR Rt,d15(Rn)
----------------------------	-----------------	-----------------	-------------------	-----------------

## **Operation:**

## Register Indirect with Displacement Form

Rt = memory[displacement + Ra]

#### Notes:

This instruction performs the same operation as a load word (LW) instruction except that it sets the sr\_o output signal during the load. The sr\_o output signal can be used to set a memory reservation. LWAR is useful for implementing semaphores.

There is no indexed form of this instruction.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

# **MFSPR - Move from Special Register**

MFSPR Rt,Spr MFSPR Rt,Ra

#### **Instruction Formats:**

1F <sub>7</sub> h	Spt <sub>8</sub>	Rt <sub>5</sub>	05	02 <sub>7</sub> h	MFSPR Rt,Spr
1F <sub>7</sub> h	08	Rt <sub>5</sub>	Ra <sub>5</sub>	02 <sub>7</sub> h	MFSPR Rt,Ra

# **Operation**:

Sprt = Ra

#### Notes:

The general purpose register is loaded from the special purpose register. There are two forms of this instruction. The first form specifies the special purpose register using a constant field in the instruction, the second form specifies the special purpose register using another general purpose register.

# **MTSPR - Move to Special Register**

MTSPR Sprt, Ra MTSPR Rc,Ra

#### **Instruction Formats:**

1E <sub>7</sub> h	Sprt <sub>8</sub>	05	Ra <sub>5</sub>	02 <sub>7</sub> h	MTSPR Sprt,Ra
1E <sub>7</sub> h	0 <sub>8</sub>	Rc <sub>5</sub>	Ra₅	02 <sub>7</sub> h	MTSPR Rc,Ra

# **Operation**:

Sprt = Ra

#### Notes:

The general purpose register is moved to the special purpose register. There are two forms of this instruction. The first form specifies the special purpose register using a constant field in the instruction, the second form specifies the special purpose register using another general purpose register.

# **MUL - Multiplication MULU - Multiplication**

MUL Rt, Ra, #i15 MUL Rt, Ra, Rb MULU Rt, Ra, #i15 MULU Rt, Ra, Rb

#### **Instruction Formats**:

07 <sub>7</sub> h	<b>~</b> 3	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	MUL Rt,Ra,Rb	
Immediate <sub>15</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	07,	MUL Rt,Ra,#imm		
17 <sub>7</sub> h	<b>~</b> <sub>3</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra₅	027	MULU Rt,Ra,Rb	
Immediate <sub>15</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	<b>17</b> <sub>7</sub>	MULU Rt,Ra,#imm		

# **Operation**:

Register Immediate Form

Rt = Ra \* immediate<sub>15</sub>

Register-Register Form

Rt = Ra \* Rb

#### Notes:

The immediate constant may be extended up to 64 bits with immediate prefix instructions.

# **ROL - Rotate Left**

ROL Rt, Ra, #i6 ROL Rt, Ra, Rb

## **Instruction Formats:**

327	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ROL
3A <sub>7</sub>	Imm <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ROL#

# **Operation**:

# Register Immediate Form

Rt = Ra << immediate<sub>6</sub>

# Register-Register Form

Rt = Ra << Rb

#### Notes:

Most significant bits are rotated into the least significant bits.

# **RTD - Return from Debug**

This instruction returns the processor from debug mode into the mode prior. The program counter is loaded with the value in the DBPC register.

# **RTI - Return from Interrupt**

This instruction returns the processor from kernel mode into the mode prior. The program counter is loaded with the value in the IPC register.

## **RTL - Return From Leaf Subroutine**

RTL #i15

#### **Instruction Formats:**

## **Operation**:

PC = LR

SP = SP + Immediate

#### Notes:

This instruction is used to return from a leaf subroutine (A leaf subroutine does not call another routine). The link register is loaded into the program counter, then the stack pointer updated. The stack pointer may be adjusted in order to remove parameters from the stack. This instruction differs from the RTS instruction in that it doesn't pop the link register from the stack. As a result the immediate constant specified to adjust the stack pointer is eight less than would be used for the RTS instruction.

## **RTS - Return From Subroutine**

RTS #i15

#### **Instruction Formats:**

## **Operation**:

 $LR = memory_{63..2}[SP]$ 

PC = LR

SP = SP + Immediate

#### Notes:

This instruction is used to return from a subroutine. The link register is popped from the stack and loaded into the program counter, then the stack pointer updated. The stack pointer may be adjusted in order to remove parameters from the stack. In assembler code if an immediate value is specified it must include eight bytes for popping the link register. By default the immediate value is set to eight.

# **SB - Store Byte**

# **SBX - Store Byte**

SC Rt, d(Rn)

SC Rt, d(Ra + Rb \* scale)

#### **Instruction Formats:**

Displacement <sub>15</sub>			Rs <sub>5</sub>	Ra <sub>5</sub>	60 <sub>8</sub> h	SB Rs,d15(Rn)
Offset <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rs <sub>5</sub>	Ra <sub>5</sub>	68 <sub>8</sub> h	SB Rs,d(Ra+Rb*sc)

# **Operation**:

## Register Indirect with Displacement Form

memory[displacement + Ra] = Rs

# Register-Register Form

memory[offset + Ra + Rb \* scale] = Rs

#### Notes:

Store an eight bit value to memory.

The displacement constant may be extended up to 64 bits with immediate prefix instructions.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

# **Scc - Set Conditionally**

SEQ Rt, Ra, #i15 SNE Rt, Ra, Rb

#### **Instruction Formats:**

Op <sub>7</sub>	<b>~</b> 3	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	Scc Rt,Ra,Rb
Immed	diate <sub>1</sub>	15	Rt <sub>5</sub>	Ra <sub>5</sub>	Op <sub>7</sub>	Scc Rt,Ra,#imm

# **Operation**:

# Register Immediate Form

If (condition(Ra,Immediate))
Rt = 1
else
Rt = 0

## Register-Register Form

If (condition(Ra,Rb))
 Rt = 1
else
 Rt = 0

#### Notes:

The immediate constant may be extended up to 64 bits with immediate prefix instructions.

This instruction sets the target register to a '1' or '0' based on whether or not the condition is true.

Op <sub>7</sub>	Mnemonic	Conditional Test	
20	SEQ	Set true if operands are equal	
21	SNE	not equal	
28	SGT	first operand is greater than second (signed)	
29	SLE	less than or equal (signed)	
2A	SGE	greater than or equal (signed)	
2B	SLT	less than (signed)	
2C	SHI	higher (unsigned)	
2D	SLS	lower or same (unsigned)	
2E	SHS	higher or same (unsigned)	
2F	SLO	lower (unsigned)	

# **SC - Store Character**

## **SCX - Store Character**

SC Rt, d(Rn)

SC Rt, d(Ra + Rb \* scale)

#### **Instruction Formats**:

Displacement <sub>15</sub>			Rs <sub>5</sub>	Ra <sub>5</sub>	61 <sub>8</sub> h	SC Rs,d15(Rn)
Offset <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rs <sub>5</sub>	Ra <sub>5</sub>	69 <sub>8</sub> h	SC Rs,d(Ra+Rb*sc)

# **Operation**:

## Register Indirect with Displacement Form

memory[displacement + Ra] = Rs

## Register-Register Form

memory[offset + Ra + Rb \* scale] = Rs

#### Notes:

Store a sixteen bit value to memory. The memory access does not need to be aligned, but unaligned accesses will take longer to complete.

The displacement constant may be extended up to 64 bits with immediate prefix instructions.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

#### SH - Store Half-word

#### SHX- Store Half-word

SH Rt, d(Rn)

SH Rt, d(Ra + Rb \* scale)

#### **Instruction Formats:**

	Displacement <sub>15</sub>			Rs <sub>5</sub>	Ra <sub>5</sub>	62 <sub>8</sub> h	SH Rs,d15(Rn)
ĺ	Offset <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rs <sub>5</sub>	Ra <sub>5</sub>	6A <sub>8</sub> h	SH Rs,d(Ra+Rb*sc)

#### **Operation**:

#### Register Indirect with Displacement Form

memory[displacement + Ra] = Rs

#### Register-Register Form

memory[offset + Ra + Rb \* scale] = Rs

#### Notes:

Store a thirty-two bit half-word to memory. The memory access does not need to be aligned, but unaligned accesses will take longer to complete.

The displacement constant may be extended up to 64 bits with immediate prefix instructions.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

# **STP - Stop Processor**

STP

This instruction stops the processor placing it in low power mode by stopping the processor clock. The clock rate register is loaded with zero. The processor may begin processing again once a non-maskable interrupt occurs or a reset occurs. The processor may be slowed down without stopping the clock by adjusting the value in the clock rate register.

## **SW - Store Word**

#### **SWX - Store Word**

SW Rt, d(Rn)

SW Rt, d(Ra + Rb \* scale)

#### **Instruction Formats**:

Displacement <sub>15</sub>			Rs <sub>5</sub>	Ra <sub>5</sub>	63 <sub>8</sub> h	SW Rs,d15(Rn)
Offset <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rs <sub>5</sub>	Ra <sub>5</sub>	6B <sub>8</sub> h	SW Rs,d(Ra+Rb*sc)

## **Operation:**

## Register Indirect with Displacement Form

memory[displacement + Ra] = Rs

## Register-Register Form

memory[offset + Ra + Rb \* scale] = Rs

#### Notes:

Store a word to memory. The memory access does not need to be aligned, but unaligned accesses will take longer to complete.

The displacement constant may be extended up to 64 bits with immediate prefix instructions.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

# **SWCR - Store Word and Clear Reservation**

SWCR Rt, d(Rn)

#### **Instruction Formats:**

Displacement <sub>15</sub>	Rs <sub>5</sub>	Ra₅	6E <sub>8</sub> h	SWCR Rs,d15(Rn)
----------------------------	-----------------	-----	-------------------	-----------------

## **Operation:**

## Register Indirect with Displacement Form

#### Notes:

Conditionally store a word to memory if an address reservation is present. If successful bit 36 of cr0 will be set, otherwise bit 36 of cr0 will be cleared. This instruction sets the cr\_o signal during execution. The memory system must be capable of aborting the store if there is no reservation present.

The memory access does not need to be aligned, but unaligned accesses will take longer to complete.

The displacement constant may be extended up to 64 bits with immediate prefix instructions.

Sc <sub>2</sub> Code	Multiply By
0	1
1	2
2	4
3	8

# SXB - Sign Extend Byte

SXB Rt, Ra

# **Instruction Formats:**

_					
	10 <sub>7</sub> h	Rt <sub>5</sub>	Ra₅	02 <sub>7</sub> h	SXB

# **Operation**:

# Register Form

Rt = sign extend (Ra)

# Notes:

The most significant bits (8 to 63) are loaded with the sign extension of bit 7.

# **SXC - Sign Extend Character**

SXC Rt, Ra

# **Instruction Formats:**

11 <sub>7</sub> h	Rt <sub>5</sub>	Ra₅	02 <sub>7</sub> h	SXC

# **Operation**:

# Register Form

Rt = sign extend (Ra)

## Notes:

The most significant bits (16 to 63) are loaded with the sign extension of bit 15.

# WAI - Wait For Interrupt

WAI

# **Instruction Formats:**

37 <sub>7</sub> 03 <sub>5</sub>	005	<b>~</b> <sub>5</sub>	027	WAI
---------------------------------	-----	-----------------------	-----	-----

# **Operation**:

```
if (no interrupt)
PC = PC
else
PC = PC + 4
```

## Notes:

This instruction waits for an interrupt to occur before proceeding..

# **Sample Code**

## **Register - Register Format Instructions**

FISA64 includes a standard set of arithmetic and logical instructions including add / subtract / multiply/ divide / modulus / logical and / or / and exclusive or. Also present are shift instructions for both signed and unsigned operations.

The CMP instruction performs a signed comparison of two registers, or a register and immediate value and stores a -1, 0, or +1 in the target register if the first operand is less than, equal to or greater than the second operand respectively. The comparison result may be used by a following branch instruction. The CMPU instruction works the same way as CMP except that it performs an unsigned comparison. CMPU performs an unsigned comparison but produces a signed result.

Executing an RTI instruction enables interrupts. Interrupts may also be enabled and disabled with the CLI and SEI instructions. The RTI instruction also restored the processor mode (user or kernel) that was present before the interrupt. The processor does not support nested interrupts. However an interrupt may be processed during a software exception handler.

Func <sub>7</sub>	~3	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	{RR}
007		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	NAND
01 <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	NOR
027		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ENOR
04 <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ADD
057		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SUB
067		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	CMP
07 <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	MUL
087		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	DIV
097		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	MOD
0A <sub>7</sub>		<b>~</b> 5	Rt <sub>5</sub>	Ra <sub>5</sub>	027	NOT
0C <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	AND
0D <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	OR
0E <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	EOR
107		?	Rt <sub>6</sub>	Ra <sub>6</sub>	027	SXB
117		?	Rt <sub>6</sub>	Ra <sub>6</sub>	027	SXC
127		~	Rt <sub>6</sub>	Ra <sub>6</sub>	027	SXH
147		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ADDU
15 <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SUBU
16 <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	CMPU
<b>17</b> <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	MULU
187		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	DIVU
19 <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	MODU
1A <sub>7</sub>		Rb <sub>6</sub>	Rc <sub>5</sub>	Ra <sub>5</sub>	027	СНК
1E <sub>7</sub>		Spr <sub>8</sub>	Rc <sub>5</sub>	Ra₅	027	MTSPR

1F <sub>7</sub>		Spr <sub>8</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	MFSPR
2x <sub>7</sub>		Rb₅	Rt <sub>5</sub>	Ra₅	027	Scc
207		Rb₅	Rt <sub>5</sub>	Ra₅	027	SEQ
217		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SNE
<b>28</b> <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SGT
<b>2</b> 9 <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SLE
2A <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SGE
2B <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SLT
2C <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SHI
2D <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SLS
2E <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra₅	027	SHS
2F <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra₅	027	SLO
307		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra₅	027	SLL
31 <sub>7</sub>		Rb₅	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SRL
327		Rb₅	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ROL
337		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ROR
34 <sub>7</sub>		Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SRA
36 <sub>7</sub>		~ I <sub>4</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	CPUID
37 <sub>7</sub>		005	005	<b>₹</b> 5	027	CLI
37 <sub>7</sub>	7 015		005	<b>~</b> 5	027	SEI
37 <sub>7</sub>	025		005	<b>~</b> <sub>5</sub>	027	STP
37 <sub>7</sub>		035	005	~ <sub>5</sub>	027	WAI
37 <sub>7</sub>		1D <sub>5</sub>	1E <sub>5</sub>	<b>~</b> <sub>5</sub>	027	RTD
37 <sub>7</sub>		1E <sub>5</sub>	1E <sub>5</sub>	<b>~</b> <sub>5</sub>	027	RTE
37 <sub>7</sub>		1F <sub>5</sub>	1E <sub>5</sub>	<b>~</b> <sub>5</sub>	027	RTI
Func <sub>7</sub>		Imm <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	Shifts #
387		Imm <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SLL#
39 <sub>7</sub>		Imm <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SRL#
3A <sub>7</sub>		Imm <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ROL#
3B <sub>7</sub>		Imm <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	ROR #
3C <sub>7</sub>		Imm <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	027	SRA#
40 <sub>7</sub>	Pred	d <sub>4</sub> Succ <sub>4</sub>	05	<b>~</b> <sub>5</sub>	02 <sub>7</sub>	FENCE

# **Register - Immediate Format Instructions**

There are signed and unsigned versions of instructions. The mnemonics of the unsigned instructions are post-fixed with a  ${\rm `U'}$ .

ADD / SUB may generate an overflow exception when overflow occurs. ADDU / SUBU do not generate any exceptions.

Rt <sub>5</sub>	Ra <sub>5</sub>		ADD#
Rt <sub>5</sub>	Ra <sub>5</sub>	05 <sub>7</sub>	SUB#
Rt <sub>5</sub>	Ra <sub>5</sub>	06 <sub>7</sub>	CMP#
Rt <sub>5</sub>	Ra <sub>5</sub>	07 <sub>7</sub>	MUL#
Rt <sub>5</sub>	Ra <sub>5</sub>	087	DIV#
Rt <sub>5</sub>	Ra <sub>5</sub>	097	MOD#
Rt <sub>5</sub>	<b>~</b> <sub>5</sub>	0A <sub>7</sub>	LDI#
Rc <sub>5</sub>	Ra <sub>5</sub>	0B <sub>7</sub>	CHK#
Rt <sub>5</sub>	Ra <sub>5</sub>	0C <sub>7</sub>	AND#
Rt <sub>5</sub>	Ra <sub>5</sub>	0D <sub>7</sub>	OR#
Rt <sub>5</sub>	Ra <sub>5</sub>	0E <sub>7</sub>	EOR#
Rt <sub>5</sub>	Ra <sub>5</sub>	147	ADDU#
Rt <sub>5</sub>	Ra <sub>5</sub>	15 <sub>7</sub>	SUBU #
Rt <sub>5</sub>	Ra <sub>5</sub>	167	CMPU#
Rt <sub>5</sub>	Ra <sub>5</sub>	17,	MULU#
Rt <sub>5</sub>	Ra <sub>5</sub>	187	DIVU#
Rt <sub>5</sub>	Ra <sub>5</sub>	197	MODU#
Rt <sub>5</sub>	Ra <sub>5</sub>	2x <sub>7</sub>	Scc #
Rt <sub>5</sub>	Ra <sub>5</sub>	207	SEQ#
Rt <sub>5</sub>	Ra <sub>5</sub>	21 <sub>7</sub>	SNE #
Rt <sub>5</sub>	Ra <sub>5</sub>	287	SGT #
Rt <sub>5</sub>	Ra₅	<b>2</b> 9 <sub>7</sub>	SLE #
Rt <sub>5</sub>	Ra₅	2A <sub>7</sub>	SGE#
Rt <sub>5</sub>	Ra <sub>5</sub>	2B <sub>7</sub>	SLT#
Rt <sub>5</sub>	Ra <sub>5</sub>	2C <sub>7</sub>	SHI#
Rt <sub>5</sub>	Ra <sub>5</sub>	2D <sub>7</sub>	SLS#
Rt <sub>5</sub>	Ra₅	2E <sub>7</sub>	SHS#
Rt <sub>5</sub>	Ra <sub>5</sub>	2F <sub>7</sub>	SLO#
	Rt <sub>5</sub>	Rt5       Ra5         Rt7       Ra5         Rt8       Ra5         Rt9       R	Rt5       Ra5       057         Rt5       Ra5       067         Rt5       Ra5       077         Rt5       Ra5       087         Rt5       Ra5       097         Rt5       Ra5       097         Rt5       Ra5       007         Rt5       Ra5       007         Rt5       Ra5       007         Rt5       Ra5       007         Rt5       Ra5       147         Rt5       Ra5       147         Rt5       Ra5       157         Rt5       Ra5       127         Rt5       Ra5       129         Rt5       Ra5       220         Rt5       Ra5       221         Rt5       Ra5       224         Rt5       Ra5       224         Rt5       Ra5       227         Rt5       Ra5       227         Rt5       Ra5       2

# Bitfield Instructions

Bitfield	Bitfield											
Op <sub>3</sub>	me <sub>6</sub>	mb <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	037	BtFld						
03	me <sub>6</sub>	mb <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	037	BFSET						
1 <sub>3</sub>	me <sub>6</sub>	mb <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	037	BFCLR						
<b>2</b> <sub>3</sub>	me <sub>6</sub>	mb <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	037	BFCHG						
3 <sub>3</sub>	me <sub>6</sub>	mb <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	037	BFINS						
4 <sub>3</sub>	me <sub>6</sub>	mb <sub>6</sub>	Rt <sub>5</sub>	Imm <sub>5</sub>	037	BFINSI						
5 <sub>3</sub>	me <sub>6</sub>	mb <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	037	BFEXT						
63	me <sub>6</sub>	mb <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	037	BFEXTU						
7 <sub>3</sub>	me <sub>6</sub>	mb <sub>6</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	037							

#### **Flow Control Instructions**

There are six relational branches which branch based on the result of a signed comparison of a register to zero. In order to branch based on an unsigned comparison, the CMPU instruction must be used prior to the branch. Since branches inherently compare a register to zero it is often possible to omit a preceding compare (CMP) operation. Branches branch relative to the program counter using a 17 bit signed displacement. This allows branching within +/- 64kB of the current program address.

The subroutine call instruction (BSR) stores the return address in the default link register – R31. The target address is specified as a 27 bit displacement from the current program counter.

In order to jump to a routine whose target address is computed in a register at run time, the JAL instruction is provided.

The BRA instruction works the same way as the BSR instruction, but doesn't store the return address.

The RTS instruction is used to return from a subroutine and de-allocate a stack frame at the same time.

The BRK instruction is used to transfer control to a kernel mode BRK handler. This is the means to communicate with the operating system. Hardware interrupts force an appropriate BRK instruction into the instruction stream.

The NOP instruction doesn't perform any operation.

Flow Control										
Disp <sub>162</sub>	~2	03	Ra <sub>5</sub>	3D <sub>7</sub>	BEQ					
Disp <sub>162</sub>	~2	1 <sub>3</sub>	Ra <sub>5</sub>	3D <sub>7</sub>	BNE					
Disp <sub>162</sub>	~2	<b>2</b> <sub>3</sub>	Ra <sub>5</sub>	3D <sub>7</sub>	BGT					
Disp <sub>162</sub>	~2	<b>3</b> <sub>3</sub>	Ra <sub>5</sub>	3D <sub>7</sub>	BGE / BPL					
Disp <sub>162</sub>	~2	43	Ra <sub>5</sub>	3D <sub>7</sub>	BLT / BMI					
Disp <sub>162</sub>	~2	<b>5</b> <sub>3</sub>	Ra <sub>5</sub>	3D <sub>7</sub>	BLE					
H ~4 Vector9	,	<b>5</b>	1E <sub>5</sub>	387	BRK					
Offse	t <sub>262</sub>			39 <sub>7</sub>	BSR					
Offse	t <sub>262</sub>			3A <sub>7</sub>	BRA					
Immed <sub>15</sub>	1	. <b>F</b> <sub>5</sub>	1E <sub>5</sub>	37 <sub>7</sub>	RTL					
Immed <sub>15</sub>	1	. <b>F</b> <sub>5</sub>	1E <sub>5</sub>	3B <sub>7</sub>	RTS					
Immed <sub>15</sub>	R	Rt <sub>5</sub>	Ra <sub>5</sub>	3C <sub>7</sub>	JAL					
Immed <sub>15</sub>		Rt <sub>5</sub>	Ra <sub>5</sub>	3E <sub>7</sub>	JALI					
~2	5			3F <sub>7</sub>	NOP					

# **Memory Operate Instructions**

FISA64 is a load / store / push / pop architecture.

There are two different instruction formats for memory operating instructions. These are register indirect with displacement format and scaled indexed addressing format.

Operand sizes of byte (8 bit), character (16 bit), half-word (32 bit) and word (64 bits) are supported. Sign and zero extension on load is available.

Loads and stores do not have to be aligned, however unaligned access will require additional clock cycles to complete.

Memo	ry					64 bit
	Disp <sub>1</sub> !	5	Rt <sub>5</sub>	Ra₅	407	LB
	Disp <sub>1</sub> !	5	Rt <sub>5</sub>	Ra <sub>5</sub>	41 <sub>7</sub>	LBU
	Disp <sub>1</sub> !		Rt <sub>5</sub>	Ra <sub>5</sub>	427	LC
	Disp <sub>1</sub> !		Rt <sub>5</sub>	Ra <sub>5</sub>	437	LCU
	Disp <sub>1</sub> !		Rt <sub>5</sub>	Ra <sub>5</sub>	447	LH
	Disp <sub>1</sub> !		Rt <sub>5</sub>	Ra <sub>5</sub>	45 <sub>7</sub>	LHU
	Disp <sub>1</sub> !	5	Rt <sub>5</sub>	Ra <sub>5</sub>	467	LW
	Disp <sub>1</sub> !	5	Rt <sub>5</sub>	Ra <sub>5</sub>	<b>47</b> <sub>7</sub>	LEA
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb₅	Rt <sub>5</sub>	Ra <sub>5</sub>	487	LBX
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	497	LBUX
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	4A <sub>7</sub>	LCX
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	4B <sub>7</sub>	LCUX
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	4C <sub>7</sub>	LHX
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	4D <sub>7</sub>	LHUX
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	4E <sub>7</sub>	LWX
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rt <sub>5</sub>	Ra <sub>5</sub>	4F <sub>7</sub>	LEAX
	815		Rt <sub>5</sub>	1E <sub>5</sub>	57 <sub>7</sub>	POP
	Disp <sub>1</sub>	5	Rt <sub>5</sub>	Ra <sub>5</sub>	5C <sub>7</sub>	LWAR
	Disp <sub>1</sub> !	5	Rs <sub>5</sub>			SB
	Disp <sub>1</sub> !	5	Rs <sub>5</sub>	Ra₅	61 <sub>7</sub>	SC
	Disp <sub>1</sub>	5	Rs <sub>5</sub>	Ra <sub>5</sub>	62 <sub>7</sub>	SH
	Disp <sub>1</sub> !	5	Rs <sub>5</sub>	Ra <sub>5</sub>	63 <sub>7</sub>	SW
	Disp <sub>1</sub>	5	Imm <sub>5</sub>	Ra <sub>5</sub>	64 <sub>7</sub>	INC
	Disp <sub>1</sub> !	5	1E <sub>5</sub>	Ra₅	65 <sub>7</sub>	PEA
	<b>~</b> 15		1E <sub>5</sub>	Ra₅	67 <sub>7</sub>	PUSH
	Disp <sub>1</sub>	5	1E <sub>5</sub>	Ra <sub>5</sub>	66 <sub>7</sub>	PUSH m
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rs <sub>5</sub>	Ra <sub>5</sub>	68 <sub>7</sub>	SBX
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rs <sub>5</sub>	Ra₅	69 <sub>7</sub>	SCX
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rs <sub>5</sub>	Ra₅	6A <sub>7</sub>	SHX
Offs <sub>8</sub>	Sc <sub>2</sub>	Rb <sub>5</sub>	Rs <sub>5</sub>	Ra₅	6B <sub>7</sub>	SWX
	Disp <sub>1</sub> !	5	Rst <sub>5</sub>	Ra₅	6C <sub>7</sub>	CAS
	Disp <sub>1</sub>	5	Rs <sub>5</sub>	Ra₅	6E <sub>7</sub>	SWCR

#### **Caveats**

#### **Branches**

Branch instructions can't make proper use of an immediate prefix because they don't detect an immediate prefix at the If stage in order to keep the hardware simpler. (There is no requirement for conditional branching more than 15 bits). However a branch instruction just uses the same immediate value that is calculated for other instructions in the EX stage. This could lead to branches branching to two different locations if an immediate prefix is used for a branch.

For example if a prefix is used with a branch, BEQ \*+\$100010 for instance. Then the branch will branch to \*+\$10 if it is predicted taken, but to \*+100010 if it's predicted not taken, then taken later in the EX stage.

If the branch is predicted taken, it'll branch using the 15 displacement field from the instruction. If the branch is predicted not taken, but is taken later in the EX stage, it'll branch using the full immediate value, which with prefixes could be up to 64 bits. The solution is that the assembler never outputs branches with prefixes. There is no hardware protection against using an immediate prefix with a branch.

In the IF stage, rather than look at the previous instructions for an immediate prefix, the processor simply ignores the fact a prefix is present, and sign extends the branch displacement in the instruction without taking into account a prefix.

IF stage:

```
if (iopcode==`Bcc && predict_taken) begin

pc <= pc + {{47{insn[31]}},insn[31:17],2'b00}; // Ignores potential immediate prefix

dbranch_taken <= TRUE;
end</pre>
```

However, the EX stage uses a full immediate including any prefix, also to simplify hardware.

EX stage:

```
`Bcc: if (takb & !xbranch_taken)
```

## **Software Exceptions**

For software type exceptions (divide by zero, overflow) the address stored in the EPC register is the address of the next instruction, not the current instruction address. The issue is that if a system call is being performed one wants to return the next instruction. Since system calls and other software exceptions share the same exception logic, for the usual usage the next instruction address is stored off. It is difficult to determine what the previous address might be as there could be a prefix instruction present.

#### **Other Limitations**

The task register can be read in user mode. This allows an application program to identify where in memory task control information is located. Ideally a user mode application should not be able to find out where operating system data is located. The task register is disabled from being updated by a user mode application so that the task isn't inadvertently incorrectly switched.

	x0	x1	x2	х3	х4	x5	х6	х7	x8	x9	xA	хВ	хC	хD	хE	xF
0x			{rr}	{bitfld}	ADD#	SUB#	CMP#	MUL#	DIV#	MOD#	LD#	CHK#	AND#	OR#	EOR#	
1x					ADDU#	SUBU#	CMPU#	MULU#	DIVU#	MODU#						
2x	SEQ#	SNE#			MYST				SGT#	SLE#	SGE#	SLT#	SHI#	SLS#	SHS#	SLO#
3x								RTL	BRK	BSR	BRA	RTS	JAL	Всс	JALI	NOP
4x	LB	LBU	LC	LCU	LH	LHU	LW	LEA	LBX	LBUX	LCX	LCUX	LHX	LHUX	LWX	LEAX
5x	LFS	LFD	LFQ					POP	LFSX	LFDX	LFQX		LWAR			
6x	SB	SC	SH	SW	INC	PEA	PUSH m	PUSH r	SBX	SCX	SHX	SWX	CAS	PEAX	SWCR	
7x	SFS	SFD	SFQ						SFSX	SFDX	SFQX		IMM			

# 02 Group Func

	x0	x1	x2	х3	x4	x5	х6	x7	x8	x9	xA	xВ	хC	хD	хE	xF
0x	NAND	NOR	ENOR		ADD	SUB	CMP	MUL	DIV	MOD	NOT		AND	OR	EOR	
1x	SXB	SXC	SXH		ADDU	SUBU	CMPU	MULU	DIVU	MODU	СНК	СНКХ			MTSPR	MFSPR
2x	SEQ	SNE							SGT	SLE	SGE	SLT	SHI	SLS	SHS	SLO
3x	SLL	SRL	ROL	ROR	ASR		CPUID	{ctrl}	SLLI	SRLI	ROLI	RORI	ASRI			
4x	FENCE															
5x																
6x	FADD	FSUB	FMUL	FDIV												
7x																