Thor Guide

This document contains information pertaining to the Thor processor including the instruction set and formats and softcore interfacing.



Table of Contents

Overview	13
Programming Model	13
Design Objectives1	13
General Registers	L4
Code Address Registers1	16
Program Counter1	L7
Predicates1	18
Predicate Conditions	18
Compiler Usage	19
Status Register (SR)	20
Debug Address Register (61,0 to 61,3)	21
Debug Control Register (61,4)	22
Debug Status Register (61,5)2	22
Summary of Special Purpose Registers2	23
P0,P1,P15 (PRED)	23
C0,C1,C15 (CREGS) – SPR #16 to 31	23
ZS,DS,ES,FS,GS,HS,SS,CS (SREGS) – SPR #32 to 39	23
LDT – SPR #40	23
GDT – SPR #412	24
SEGSW – SPR #432	24
SEGBASE – SPR #44	24
SEGLMT – SPR #45	24
SEGACR – SPR #472	25
KEYS – SPR #482	25
TICK - SPR #502	25
LC – SPR #512	25
PREGS – SPR #522	25
ASID – SPR #53	25
Operating Modes	25
Segmentation2	27
Overview	7

Privilege levels	27
Usage	27
Software Support	27
Address Formation:	28
Selecting a segment register	28
Selectors	28
Non-Segmented Code Area	29
Changing the Code Segment	29
The Descriptor Table	29
System Segment Descriptors	31
Segment Load Exception	31
Segment Bounds Exception	32
Segment Usage Conventions	32
Power-up State	32
Segment Registers	32
Memory Lot Protection System	34
TLB — The Translation Lookaside Buffer	36
Overview	36
Size / Organization	36
Updating the TLB	36
TLB Registers	38
TLBWired (#0h)	38
TLBIndex (#1h)	38
TLBRandom (#2h)	38
TLBPageSize (#3h)	38
TLBPhysPage (#5h)	38
TLBVirtPage (#4h)	39
TLBASID (#7h)	39
Memory Operations:	40
Basic Operations	40
Memory Addressing Modes	40
Pre-fetching data	41

Bypassing the Data Cache	41
Push Operations	42
Load Speculation	42
Store Issuing	42
Atomic Operations	42
Address Reservation	42
Synchronization Operations	42
Exceptions	43
Precision	43
Nesting	43
Vectors	43
Vector table:	43
Hardware Interrupts	45
Interrupt Enable Delay	45
Hardware Ports	46
Reset	46
Clock Cycle Counts	47
Core Parameters	48
Configuration Defines	48
Instruction Formats	49
RR - Register-Register	49
RI - Register-Immediate	49
CMP Register-Register Compare	49
CMPI Register-Immediate Compare	49
TST - Register Test Compare	49
CTRL/RTx- Control	49
BR - Relative Branch	49
BRK/NOP	49
JSR - Jump To Subroutine	49
Instruction Set Summary	51
Illegal Instructions	51
Branch Instructions	51

Branc	h Speculation	51
Loops		51
Subrouti	ine Call / Return	51
Compari	son Operations	51
Arithme	tic Operations	52
Bitwise (Operations	52
Logical C	Operations	52
Detailed In	struction Set	53
2ADD	U - Register-Register	53
2ADD	UI - Register-Immediate	54
4ADD	U - Register-Register	55
4ADD	UI - Register-Immediate	56
8ADD	U - Register-Register	57
8ADD	UI - Register-Immediate	58
16ADI	DU - Register-Register	59
16ADI	DUI - Register-Immediate	60
ABS –	Absolute Value Register	61
ADD -	Register-Register	62
ADDI	- Register-Immediate	63
ADDU	- Register-Register	64
ADDU	I - Register-Immediate	65
AND -	Register-Register	66
ANDC	– And with Compliment	67
ANDI	- Register-Immediate	68
BCDA	DD - Register-Register	69
BCDM	IUL - Register-Register	70
BCDSU	JB - Register-Register	71
BFCH	G — Bit-field Change	72
BFCLR	a – Bit-field Clear	73
BFEXT	– Bit-field Extract	74
BFEXT	U – Bit-field Extract Unsigned	75
BFINS	– Bit-field Insert	76

BFINSI – Bit-field Insert Immediate	77
BFSET – Bit-field Set	78
BITI – Test bits Register-Immediate	79
BR - Relative Branch	80
BRK -Break	81
BSR - Branch to Subroutine	82
CACHE – Cache Command	83
CAS – Compare and Swap	84
CHKI - Register-Immediate	85
CHKX- Register-Register	86
CHKXI - Register-Immediate	87
CLI – Clear Interrupt Mask	88
CMP Register-Register Compare	89
CMPI Register-Immediate Compare	90
CNTLO- Count Leading Ones	91
CNTLZ- Count Leading Zeros	92
CNTPOP- Population Count	93
COM – Bitwise Compliment	94
CPUID – CPU Identification	95
DIV - Register-Register Divide	96
DIVI - Register-Immediate Divide	97
DIVIU – Unsigned Register-Immediate Divide	99
DIVU – Unsigned Register-Register Divide	100
ENOR - Register-Register	101
EOR - Register-Register	102
EORI - Register-Immediate	103
INC – Increment Memory	104
IMM64,IMM56,IMM48,IMM40,IMM32,IMM24,IMM16	105
INT –Interrupt	106
JCI, JCIX – Jump Character Indirect	107
JHI, JHIX – Jump Half-word Indirect	109
JMP - Jump To Address	110

JSF – Jump to Far Subroutine	111
JSR - Jump To Subroutine	112
JWI, JWIX – Jump Word Indirect	113
LB – Load Byte	114
LBU – Load Byte Unsigned	115
LBUX – Load Byte Unsigned Indexed	116
LBX – Load Byte Indexed	117
LC – Load Character	118
LCL – Load Cache Line	119
LCU – Load Character Unsigned	120
LCUX – Load Character Unsigned Indexed	121
LCX – Load Character Indexed	122
LDI - Load-Immediate	123
LDIS - Load-Immediate Special	124
LEA – Load Effective Address	125
LEAX – Load Effective Address Indexed	126
LH – Load Half-Word	127
LHU – Load Half-word Unsigned	129
LHUX – Load Half-word Unsigned Indexed	130
LHX – Load Half-word Indexed	131
LLA – Load Linear Address	132
LLAX – Load Linear Address Indexed	133
LOOP – Loop Branch	134
LVB – Load Volatile Byte	135
LVC – Load Volatile Character	136
LVH – Load Volatile Half-word	137
LVW – Load Volatile Word	138
LVWAR – Load Volatile Word and Reserve	139
LW – Load Word	140
LWS – Load Word Special	141
LWX – Load Word Indexed	142
MAX - Register-Register	143

MEMDB – Memory Data Barrier	144
MEMSB – Memory Synchronization Barrier	145
MFSPR – Special Register-Register	146
MIN - Register-Register	147
MLO – Mystery Logical Operation	148
MODI –Register-Immediate Modulus	149
MODUI – Unsigned Register-Immediate Modulus	150
MOV - Register-Register	151
MOVS – Move Special Register- Special Register	152
MTSPR –Register-Special Register	153
MUL - Register-Register Multiply	154
MULI - Register-Immediate Multiply	155
MULU – Unsigned Register-Register Multiply	156
MULUI – Unsigned Register-Immediate Multiply	157
MUX – Multiplex	158
NAND - Register-Register	159
NEG - Negate Register	160
NOP – No Operation	161
NOR - Register-Register	162
NOT – Logical Not	163
OR - Register-Register	164
ORC – Or with Compliment	165
ORI - Register-Immediate	166
PAND – Predicate And	167
PANDC – Predicate And Compliment	168
PEOR – Predicate Exclusive Or	169
PENOR – Predicate Exclusive Nor	170
PNAND – Predicate Nand	171
POR – Predicate Or	172
PORC – Predicate Or Compliment	173
PNOR – Predicate Nor	174
ROL – Rotate Left	175

ROLI – Rotate Left by Immediate	176
ROR – Rotate Right	177
RORI – Rotate Right by Immediate	178
RTD – Return from Debug Exception Routine	179
RTE – Return from Exception Routine	180
RTF – Return from Far Subroutine	181
RTI – Return from Interrupt Routine	182
RTS – Return from Subroutine	183
SB – Store Byte	184
SBX – Store Byte Indexed	185
SC – Store Character	186
SCX – Store Character Indexed	187
SEI – Set Interrupt Mask	188
SH – Store Half-word	189
SHL – Shift Left	190
SHLI – Shift Left by Immediate	191
SHLU – Shift Left Unsigned	192
SHLUI – Shift Left Unsigned by Immediate	193
SHR – Shift Right	194
SHRI – Shift Right by Immediate	195
SHRU – Shift Right Unsigned	196
SHRUI – Shift Right Unsigned by Immediate	197
SHX – Store Half-word Indexed	198
STCMP – String Compare	199
STFND – String Find	200
STI – Store Immediate	201
STIX – Store Immediate Indexed	202
STMOV – String Move	203
STP – Stop / Slow Down	204
STSB – Store String Byte	205
STSC – Store String Character	206
STSET – String Set	207

STSW – Store String Word SUB - Register-Register SUBI - Register-Immediate SUBU - Register-Register SUBUI - Register-Immediate SW – Store Word	. 210 . 211 . 212 . 213 . 214 . 215 . 216
SUBI - Register-Immediate SUBU - Register-Register SUBUI - Register-Immediate	. 211 . 212 . 213 . 214 . 215 . 216
SUBU - Register-Register SUBUI - Register-Immediate	. 212 . 213 . 214 . 215 . 216
SUBUI - Register-Immediate	. 213 . 214 . 215 . 216 . 217
-	. 214 . 215 . 216 . 217
SW – Store Word	. 215 . 216 . 217
	. 216 . 217
SWCR – Store Word and Clear Reservation	. 217
SWS – Store Word Special	
SWX – Store Word Indexed	. 218
SXB – Sign Extend Byte	
SXC – Sign Extend Character	. 219
SXH – Sign Extend Half-word	. 220
SYNC – Synchronization Barrier	. 221
SYS –Call system routine	. 222
TLB – TLB Command	. 223
TST - Register Test Compare	. 225
ZXB – Zero Extend Byte	. 226
ZXC – Zero Extend Character	. 227
ZXH – Zero Extend Half-word	. 228
Stack Operations	. 229
LINK – Link Stack	. 230
PEA – Push Effective Address	. 231
POP – Pop Register	. 232
PUSH – Push Register	. 233
UNLINK – Unlink Stack	. 234
Floating Point	. 235
Operations Supported	. 235
Representation	236
Performance	. 236
Floating Point Instruction Set	. 237
FABS – Absolute Value	. 237

FABS.S – Single Precision Absolute Value	238
FADD – Floating point addition	239
FADD.S – Floating Point Single Precision addition	240
FCMP - Float Compare	241
FCMP.S - Float Compare Single	242
FDIV – Floating point division	243
FDIV.S – Single Precision Floating point division	244
FCX – Clear Floating Point Exceptions	245
FDX – Disable Floating Point Exceptions	246
FEX – Enable Floating Point Exceptions	247
FTX – Trigger Floating Point Exceptions	248
FMAC – Floating Point Multiply Accumulate (planned)	249
FMAN – Mantissa of Number	250
FMAN.S – Mantissa of Number	251
FMOV – Move Double Precision	252
FMOV.S – Move Single Precision	253
FMUL – Floating point multiplication	254
FMUL.S – Single Precision Floating point multiplication	255
FNEG – Negate Register	256
FNEG.S – Negate Single Precision	257
FRM – Set Floating Point Rounding Mode	258
FSIGN – Sign of Number	259
FSIGN.S – Single Precision Sign of Number	260
FSTAT – Get Floating Point Status and Control	261
FSUB – Floating point subtraction	263
FSUB.S – Single Precision Floating point subtraction	264
FTOI – Float to Integer	265
FTOI.S – Single Precision Float to Integer	266
FTST – Float Register Test Compare	267
FTST.S – Float Single Test Compare	268
ITOF – Integer to Float	269
ITOF.S – Integer to Float Single	270

Vector Programming Model	271
Vector Length (VL register)	271
Vector Predicates	272
Predicate Conditions	272
Detailed Vector Instruction Set	273
VADD	273
VADDS	274
VAND	275
VANDS	276
VBITS2V	277
VCMP	278
VCMPS	279
VEINS / VMOVSV	280
VEOR	281
VEORS	282
VDIV	283
VDIVS	284
VEX / VMOVS	285
VFLT2INT	286
VINT2FLT	287
LV	288
LVWS	289
LVX	290
VMAC	292
VMUL	293
VMULS	294
VOR	295
VORS	296
VREC	297
VSHLV	298
VSHRV	299
SV	300

12 | Page

SVWS	301
SVX	302
VSUB	
VSUBS	304
VSUBRS	305
V2BITS	306
pcode Map	

Overview

Thor is a powerful 64 bit superscalar processor that represents a generational refinement of processor architecture. The processor contains 64, 64 bit general purpose integer registers. Thor uses variable length instructions varying between one and eight bytes in length and handles 8, 16, 32, and 64 bit data within a 64 bit address space.

Programming Model

Design Objectives

This processor is somewhat pedantic in nature and targeted towards high performance operation as a general purpose processor. Following are some of the criteria that were used on which to base the design.

- Designed for Superscalar operation the ability to execute more than one instruction at a time. To achieve high performance it is generally accepted that a processor must be able to execute more than a single instruction in any given clock cycle.
- ☐ Simplicity architectural simplicity leads to a design that is easy to implement resulting in reliability and assured correctness along with easy implementation of supporting tools such as compilers. Simplicity also makes it easier to obtain high performance and results in lower overall cost.
- ☐ Extensibility the design must be extensible so that features not present in the first release can easily be added at a later date.
- Low Cost

This design meets the above objectives in the following ways. The instruction set has been designed to minimize the interactions between instructions, allowing instructions to be executed as independent units for superscalar operation. There are a sufficient number of registers to allow the compiler to schedule parallel processing of code. A reasonably large general purpose register set is available making the design reasonably compatible with many existing compilers and assemblers. Where needed, additional specialized instructions have been added to the processor to support a sophisticated operating system and interrupt management.

General Registers

There are 64 general purpose registers. General purpose registers are 64 bits wide. The general registers may hold integer or floating point values.

Register #0 is always zero.

r0	always zero
r1	return value
r2	return value
r3	temporary register caller save
r4	temporary register
r5	temporary register
r6	temporary register
r7	temporary register
r8	temporary register
r9	temporary register
r10	temporary register
r11	register var callee save
r12	register var
r13	register var
r14	register var
r15	register var
r16	register var
r17	register var
r18	register var
r19	
r20	
r21	
r22	
r24	Type number
r25	Class Pointer
r26	Base Pointer
r27	User Stack Pointer ¹
r28	Interrupt Stack Pointer
r29	Exception Stack Pointer
r30	Debug Stack Pointer
r31	Kernel task register
r32/F0	Floating point
r63/F31	

LC	Loop Counter
C0	always zero
C1	return address
C2	
C3	
C4	
C5	
C6	
C7	
C8	
C9	
C10	catch link address
C11	debug return address
C12	exception table pointer
C13	exceptioned PC
C14	interrupted PC
C15	program counter, read only
ZS	zero segment
DS	data segment
ES	extra segment
FS	
1	·

zero segment
data segment
extra segment
stack segment
code segment

DBAD0	Debug Address #0
DBAD1	Debug address #1
DBAD2	Debug address #2
DBAD3	Debug Address #3
DBCTRL	Debug Control
DBSTAT	Debug Status

¹ this register is implied in the push and rts instructions, and updated by hardware

r27 is special in that it refers to one of r27, r28, r29, or r30 depending on the operating mode of the core. This allows the same code to be reused in different operating modes. For instance loading r27 while in debug mode will actually load r30 and all references to r27 will be rerouted to r30 in debug mode.

Code Address Registers

The processor contains sixteen code address registers (C0-C15). Several of the registers are reserved for predefined purposes. A code address register is used in the formation and storage of code addresses.

Reg #		Usage
0	Always Zero	Absolute address formation
1		Subroutine return address
2		This register is available for general use.
3		This register is available for general use.
4		This register is available for general use.
5		
6		
7		
8		
9		
10	Catch Link Register	Used by the compiler to link to try/catch handlers.
11	Debug Exception PC	This register is set when a debug exception occurs
12	Exception Table Pointer	This register points to the exception table in memory.
13	Exceptioned PC	This register is set when an exception occurs
14	Interrupted PC	This register is automatically set during a hardware
		interrupt
15	Program Counter	Relative address formation.

Code address registers may be used to point to a block of code from which the JSR instruction can index into with its 24 bit offset. For instance a register may contain a pointer to a class method jump list; the JSR instruction can then index into this list in order to invoke a method.

The presence of multiple code address registers allows multi-level return addresses to be used for performance. Leaf routines may use C1 as the return address. Next to leaf routines may use C2, etc. So that memory operations are avoided when implementing subroutine call and return.

The program counter register is read-only. The program counter cannot be modified by moving a value to this register.

Setting of code address register #12 should be followed with a <u>SYNC</u> instruction. The core assumes c12 is essentially static and does not provide full bypassing for this register. The register value may be stale until the sync instruction executes.

Program Counter

63		32	31	0
	Program Bank		Program Cour	nter

The program counter is special in that it is always incrementing by the size of the instructions fetched as a program runs. Program code is byte aligned. To improve performance only the low order 32 bits of the program counter increment. The entire program counter may be loaded with a jump instruction. If the upper four bits of the program counter/ bank are all ones, then segmentation with the code segment is ignored.

Predicates

The processor features predicated execution of all instructions. Whether or not an instruction is executed depends on the contents of a predicate register and the predicate condition specified in the predicate byte. There are 16 predicate registers each of which hold three flags. These flags are set as the result of a compare operation. The flags represent equality (eq) signed less than (lt) and unsigned less than (ltu).

3	2	1	0
~	ltu	lt	eq

All instructions are executed conditionally determined by the value of a predicate register. The special predicate 00 executes the break vector.

Predicate Conditions

Cond.		Test	
0	PF	0	Always false – Instructions predicated with condition zero never execute regardless of the predicate register contents. This is used
			for extended immediate values as well. The false predicate byte for instructions is 90h.
1	PT	1	Always True – The instruction predicated with an always true
			condition always executes regardless of the predicate register
			contents. The always true predicate byte is 01h. Other true
			predicates are instruction short-forms.
2	PEQ	eq	Equal – instruction executes if the predicate register equal flag is
			set
3	PNE	!eq	Not Equal – instruction executes if the predicate register equal
			flag is clear
4	PLE	lt eq	Less or Equal – predicate less or equal flag is set
5	PGT	!(lt eq)	greater than
6	PGE	!lt	greater or equal
7	PLT	lt	less than
8	PLEU	ltu eq	unsigned less or equal
9	PGTU	!(ltu eq)	unsigned greater than
10	PGEU	!ltu	unsigned greater or equal
	POR		Ordered for floating point
11	PLTU	ltu	unsigned less than
	PUN		Unordered for floating point
12			
13	PSIG	signal	execute if external signal is true
14			
15			

Compiler Usage

The compiler uses predicate register #15 to conditionally move TRUE / FALSE values to a register when evaluating a logical operation.

Predicate registers beginning with P0 and incrementing are applied for use as the control flow nesting level increases. The compiler does not support control flow nesting more than 14 levels in a single subroutine. Predicate registers beginning with P14 and decrementing are used in the evaluation of the hook operator. Care must be taken such that the number of predicate registers in use does not exceed the number available.

Pred.	Usage	
Р0	control flow level 0	
P1	control flow nesting level 1	
P2	control flow nesting level 2	
Pn	control flow nesting level n (n not to exceed 14)	
P12	third hook operator in an expression	
P13	second hook operator in an expression	
P14	first hook operator in an expression	
P15	conditionally moves TRUE/FALSE for logical expressions	

Status Register (SR)

This register contains bits that control the overall operation of the processor or reflect the processor's state. Bits are included for interrupt masking, and system / application mode indicator. This register is split into two halves with both halves having the same format. The lower half of the register is what determines how the processor works. The upper half of the register maintains a backup copy of the lower half for interrupt processing. There are instructions provided for manipulating the interrupt mask.

3116	15	14	13	12	118	70
same format as	Interrupt Mask	Reserved	Kernel / Application Mode Indicator	Float Except. Enable	Register set	
	IM	٧	S	FXE	RS	

The Kernel / Application Mode indicator is read-only.

IM = interrupt mask

Maskable interrupts are disabled when this bit is set.

Debug Address Register (61,0 to 61,3)

These registers contain addresses of instruction or data breakpoints.

63	0
Address ₆₃₀	

Debug Control Register (61,4)

This register contains bits controlling the circumstances under which a debug interrupt will occur.

bits					
3 to 0	Enables a specific debug address register to do address matching. If				
	the corresponding bit in this register is set and the addres	S			
	(instruction or data) matches the address in the debug ad	dress			
	register then a debug interrupt will be taken.				
7	When 1 this bit enables single stepping mode. A debug ex	ception will			
	be generated after the execution of an instruction.				
17, 16	This pair of bits determine what should match the debug	address			
	register zero in order for a debug interrupt to occur.				
	17:16				
	00 match the instruction address				
	01 match a data store address				
	10 reserved				
	11 match a data load or store address				
19, 18	This pair of bits determine how many of the address bits r	need to			
	match in order to be considered a match to the debug address				
	register. These bits are ignored when matching instruction addresses,				
	which are always byte aligned.				
	19:18	Size			
	00 all bits must match	byte			
	01 all but the least significant bit should match	char			
	all but the two LSB's should match	half			
	all but the three LSB's should match	word			
23 to 20	Same as 16 to 19 except for debug address register one.				
27 to 24	Same as 16 to 19 except for debug address register two.				
31 to 28	Same as 16 to 19 except for debug address register three.	Same as 16 to 19 except for debug address register three.			
62					
63					

Debug Status Register (61,5)

This register contains bits indicating which addresses matched. These bits are set when an address match occurs, and must be reset by software.

bit	
0	matched address register zero
1	matched address register one
2	matched address register two
3	matched address register three
63 to 4	not used, reserved

Summary of Special Purpose Registers

Reg #	R/W								
00-15	RW	PRED	reserved - specific predicate registe	er #0 to 15					
16-31	RW	CREGS	Code address register array (C0 to 0	C15)					
32-39	RW	SREGS	Segment selector register array (zs,	egment selector register array (zs,ds,es,fs,gs,hs,ss,cs)					
40	RW	LDT	local descriptor table pointer	ocal descriptor table pointer					
41	RW	GDT	lobal descriptor table pointer						
42	RW	CPL	Current Privilege Level						
43	W	SEGSW	segment switch register						
44	RW	segbase	segment base address	Commont Descriptor					
45	RW	seglimit	segment limit	Segment Descriptor					
46	-		reserved (segmentation)	for segment register selected by segsw					
47	RW	segacr	segment access rights						
48	RW	keys	memory keys for lot system						
49	RW	TEMP	temporary register						
50	R	TICK	Tick count						
51	RW	LC	Loop Counter						
52	RW	PREGS	Predicate register array						
53	RW	ASID	address space identifier						
54	RW	VL	Vector Length						
55	RW	SR	Status Register						
56	RW	FPSCR	Floating point status and control						
58	R	ARG1	exception / interrupt argument 1						
59	RW	EXC	exception cause register						
60	W	BIR	Breakout index register						
61	RW		Breakout register - additional spr's						
63			reserved						

Additional Spr's are available by setting the breakout index register to an Sor index value, then accessing the Spr through the breakout register.

P0,P1,...P15 (PRED)

These registers allow access to the predicate registers. Accessing the predicate registers through the special purpose register array is not normally done. There are other instructions that directly access the predicate registers, such as biti and cmp. For saving / restoring all predicates at once the PREGS register can be used. These registers are four bits wide.

C0,C1,...C15 (CREGS) - SPR #16 to 31

This set of registers allows access to the code address register array.

ZS,DS,ES,FS,GS,HS,SS,CS (SREGS) - SPR #32 to 39

These registers reflect the values of the segment selectors currently active in the core. Writing to a selector register triggers a segment load interrupt.

LDT - SPR #40

The LDT register holds the selector for the local descriptor table.

31		24	23	22		0
	PL ₈		Т		Index ₂₃	

GDT - SPR #41

The GDT register holds the location and size of the global descriptor table. The descriptor table must be 32 byte aligned. The low order five bits of the GDT register are used to indicate the table size.

63	5	4	0	
Table Address _{63.5}		S	ize	

Since the table is software managed the exact meaning of the size field is up to the software implementation. It is suggested that the size field at least be a multiple of the memory page size so that the memory protection capability can be applied to the table.

SEGSW - SPR #43

The segment switch register controls which segment information is visible in the special purpose register array. Since segments are relatively large objects only one set of registers is visible at one time. This register is a three bit write-only register.

Value	Visible Components
0	ZS
1	DS
2	ES
3	FS
4	GS
5	HS
6	SS
7	CS
8	LDT

Note that the sync instruction should be used to ensure the correct register set is visible.

SEGBASE - SPR #44

The segbase register reflects the base component of the segment descriptor for the selected segment register. Which base register is present at SPR#44 is controlled by the segment switch (segsw) special purpose register. For example to access the DS segment register components set the segsw to one then the DS descriptor values will be accessible.

SEGLMT - SPR #45

This register allows access to the segment limit component of the descriptor for the selected segment register.

SEGACR - SPR #47

This register allows access to the segment access rights information component of the descriptor for the selected segment register.

KEYS - SPR #48

This register contains the collection of keys associated with the process for the memory lot system. Each key is ten bits in size. The register contains six keys.

63 60	59	50	49	40	39	30	29	20	19	10	9	0	
~_4	ke	y6	ke	y5	ke	y4	ke	y3	ke	y2	k	ey1	

TICK - SPR #50

The tick count register contains the number of clock cycles that have passed since the last reset.

LC - SPR #51

The loop count register is a 64 bit register used with the loop instruction to form counted loops.

PREGS - SPR #52

PREGS is a horizontal combination of all the predicate registers. Each predicate register has a four bit slot within the PREGS register. The PREGS register allows reading or writing of all the predicates in a single operation. This is useful when the predicate register state must be saved and restored across subroutine calls.

ASID - SPR #53

ASID is an acronym for Address Space Identifier. It is used in conjunction with the TLB unit during virtual address translations. The ASID value in this register must match the ASID in the TLB entry in order for that translation to be considered valid. The ASID is typically associated with a process.

Operating Modes

The core operates in one of two basic modes: application/user mode or kernel mode. Kernel mode is switched to when an interrupt or exception occurs, or when debugging is triggered. On power-up the core is running in kernel mode. An RTI instruction must be executed in order to leave kernel mode after power-up.

A subset of instructions is limited to kernel mode.

Segmentation

Overview

Segmentation is a low overhead means of memory protection and virtualization. The core contains eight segment registers. The segmentation system is managed via a combination of hardware and software. Up to 256 privilege levels are available.

Privilege levels

Memory access is available according to privilege levels. The segmentation system allows up to 256 privilege levels.

Usage

The segment register to use during address formation for data addresses is identified by a field in the instruction. This field is set to default values by the assembler. For code addresses segment register #7 (the CS) is always used.

• If segmentation is not desired then segmentation can effectively be ignored by setting all the segment registers to zero. The processor can also be built without segmentation by commenting out the 'SEGMENTATION' definition.

Software Support

Segmentation is software supported. A software implementation allows a high degree of flexibility when implementing the segmentation model. Loading a value into a selector register causes a software segmentation exception to occur. The exception routine then loads the segment base, limit and access rights from a table in memory. It's up to the system level software to determine if protection rules are violated.

Segment registers may only be transferred to or from one of the general purpose registers. The mtspr and mfspr instructions can be used to perform the move. A segment register may also be loaded using the LDIS instruction. After loading a segment register the instruction stream should be synchronized with a memory barrier (MEMSB) to ensure the segment value can be ready for a following memory operation.

There are two vectors in the vector table reserved for implementing far subroutine call and return instructions.

Address Formation:

Non-segmented address bits 0 to 11 pass through the segmentation module unchanged. Address bits 63 to 12 are added to the contents of the segment register to form the final segmented address. Note that there is no shift associated with the segment addition. Future implementations of the processor may include additional low order address bits in the segment register in order to allow a finer grain for memory page / paragraph size.

Address[63:12]	Address[11:0]						
+	+						
Segment register value[63:12]	000 ₁₂						
=							
Segmented address[63:0]							

Selecting a segment register

A specific segment register for a memory operation may be selected using a segment prefix in assembler code. Segment prefixes apply to data addresses only. Code addresses always use segment register #7 – the code segment. The segment prefix indicator is encoded by a three bit field in the instruction.

Selectors

The core uses selectors as a more compact way to represent segment registers. Rather than pass the entire segment descriptor to routines (256 bits) and have each routine check for privilege violations, the core uses 32 bit selectors. Privilege violations are checked for at the time the segment register components (base, limit and access rights) are loaded. The selector includes a field identifying the privilege level, and a second field identifying which segment descriptor the selector is associated with. The selector format is shown below.

Selector Format:

31	24	23	22		0
PL	-8	T		Index ₂₃	

PL₈: the privilege level associated with the segment

Index₂₃: the index into the descriptor table

T: 0 = global, 1 = local descriptor table

Non-Segmented Code Area

The address range defined as 64'hFxxxxxxxxxxxxx (the top nibble is 'F') is a non-segmented code area. This area allows the operating system to work without paying attention to the code segment. Interrupt and exception vectors should vector into the non-segmented code area. The only way to change the code segment is by transferring to the operating system via a sys call instruction.

Changing the Code Segment

The only way to change the code segment is by transferring to the operating system via a sys call instruction. The operating system, while operating in the non-segmented code area, can alter the code segment without causing a transfer of control. The operating system establishes the code segment for a task while running in the non-segmented code area. To support far subroutine calls and returns there are vectors in the vector table that allow implementation of a far call or return.

The Descriptor Table

The descriptor table is a software managed table that contains information on the location and size for segments in the form of memory descriptors. Each descriptor is 32 bytes in size. Memory descriptor entries in the table have the following format:

	255 244	243	192	191		128	127		64	63		0
w0	ACR ₁₆	?	48		~ 64			Limit ₆₄			Base ₆₄	
w1	ACR ₁₆	~48		~ 64		Limit ₆₄			Base ₆₄			

The descriptor table may contain other types of descriptors beyond basic memory descriptors, such as call gates.

The base address of, and the number of entries in the descriptor table is contained in the LDT or GDT special purpose registers. The descriptor table may be updated with regular load and store instructions when the processor is at privilege level zero.

32 bit selectors are used to index into the table in order to determine the characteristics of the segment.

Memory Descriptors

Memory descriptors describe the location and size of memory segments. They have the following format:

n+3	~ 48	ACR ₁₆
n+2	~ 64	
n+1	Limit ₆₃₀	
n	Base ₆₃₀	

The Access Rights Field (ACR₁₆) – Memory Descriptor

15			12	11	10	9	8	7		0
Р	~	~	1/S	Ex	C/Stk	W/R	Α		DPL ₈	

P: 1 = segment present, 0 = segment not present

S: 0 = system descriptor, 1 = memory descriptor

EX: 1 = executable, 0 = data

<u>Code Segment</u> <u>Data Segment</u>

C: 1= conforming Stk: 1=stack segment

R: 1 = readable W: 1=writeable

A: 1= accessed

DPL₈ = descriptor privilege level

Typical Values for ACR


9A00 – executable, readable code segment, privilege level zero

9200 - read/writeable data segment, privilege level zero

9600 – read / writeable stack segment, privilege level zero

Stack Segment Descriptors

Stack segment descriptors describe the location and limits of stack segments. They have the following format:



There is no difference between a stack segment descriptor and a memory segment descriptor except in the way that the segment limit field is used. (Bit 10 of the ACR for the data descriptor is set). For a stack segment, when the descriptor is loaded, the limit field is split in two in order to provide both an upper and lower bounds to the stack. If either bounds are exceeded a stack fault occurs rather than a bounds violation. This provides the capacity to expand the stack. One

limitation of this mechanism is that the stack is limited to 35 address bits (32GB). Note that the stack is always word aligned so the upper and lower limits represent word boundaries.

System Segment Descriptors

System descriptors are identified by having bit12 of the access rights character set to zero. There are potentially sixteen different system descriptor types.

The Access Rights Field (ACR₁₆) - System Descriptor

1.	5			12	11	10	9	8	7		0
P	•	2	~	0		Тур	oe ₄			DPL ₈	

Type ₄	Gate	
0	unused	
2	LDT descriptor	
4	Call gate	
5	Task Gate	
6	Interrupt Gate	
7	Trap gate	

LDT Descriptor

The LDT descriptor establishes the location and size of the local descriptor table in memory.

n+3	~48	ACR ₁₆
n+2	~ ₆₄	
n+1	~41	Size ₂₂₀
n	Base ₆₃₀	

Call Gate Descriptor

~ 48			ACR ₁₆	
~ ₆₄				
~27	N_5	Selector ₃₁₀		
Base ₆₃₀				

Segment Load Exception

Moving a value to a selector register (a move to SPR #32 to 38,40) triggers a segment load exception in order to allow the segment descriptor to be loaded from one of the descriptor tables. This exception is triggered for a LDIS or MTSPR instruction. There is a separate exception

vector (vectors #256 to 264) to handle each segment register. The selector value being loaded into the segment register is reflected in the ARG1 special purpose register.

Segment Bounds Exception

If an address is greater than or equal to the limit specified in the segment limit register then a segment limit exception occurs. This applies for all segments including code and data segments.

Segment Usage Conventions

Segment register #7 is the code segment (CS) register. All program counter addresses are formed with the code segment register unless the upper nibble of the address is 'F' in which case the code segment is ignored.

Segment register #6 is the stack segment (SS) register by convention. Future versions of the core may use this register implicitly for stack accesses. The assembler automatically selects the stack segment when one of the stack pointer registers is specified in the instruction. Segment register #1 is the data segment (DS) by convention. The data segment is selected as the segment register for memory operations when the stack segment is not selected.

Power-up State

On reset the value in the segment registers are undefined. Note that the processor begins executing instructions out of the non-segmented code area as the reset address is 64'hFFFFFFFC0000. One of the first tasks of the boot program would be to initialize the segment registers to known values. The segment register must be setup to perform data accesses properly.

Segment Registers

Num		Long name	Comment
0	ZS	zero (NULL) segment	by convention contains zero
1	DS	data segment	by convention – default for loads/stores
2	ES	extra segment	by convention
3	FS		
4	GS		
5	HS		
6	SS	Stack segment	default for stack load/stores
7	CS	Code segment	always used for code addressing


Memory Lot Protection System


The memory lot protection system offers an alternative means to incorporate memory protection into a system.

A key feature required to increase system reliability and robustness is memory protection. Memory should be protected against inadvertent access by the process that doesn't own a particular piece of memory. The system used here provides memory protection, but not address virtualization.

Memory is organized into lots which are 64kB in size. Memory is protected using a system of keys associated with each lot of memory. The key associated with a memory lot contains the lot owner's group, and read / write / execute indicators.

Memory Lot System





Each process has a collection of six ten bit keys associated with it. If any one of the process's keys matches the key associated with a memory lot, then the process has access to that lot. The process has multiple keys available in order to allow for shared memory regions.

Comparison of all the keys to the memory lot's key is done in parallel during the memory access.

TLB - The Translation Lookaside Buffer

Overview

The TLB (translation look-aside buffer) offers a second means of address virtualization and memory protection in addition to segmentation. A TLB works by caching address mappings between a real physical address and a virtual address used by software. The TLB is managed by software triggered when a TLB miss occurs. The TLB deals with memory organized as pages. Typically software manages a paging table whose entries are loaded into the TLB as translations are required.

Size / Organization


The core uses a 64 entry TLB (translation look-aside buffer) in order to support virtual memory. The TLB supports variable page sizes from 4kB to 1MB. The TLB is organized as an eight-way eight-set cache.

Updating the TLB

The TLB is updated by first placing values into the TLB holding registers using the TLB instruction, then issuing a TLB write command using the TLB command instruction.

Address translations will not take place until the TLB is enabled. An enable TLB command must be issued using the TLB command instruction.

TLB Entries:



G = Global

The global bit marks the TLB entry as a global address translation where the ASID field is not used to match addresses.

ASID = address space identifier

The ASID field in the TLB entry must match the processor's current ASID value in order for the translation to be considered valid, unless the G bit is set. If the G bit is set in the TLB entry, then the ASID field is ignored during the address comparison.

C = cachability bits

If the cachability bits are set to 001_b then the page is uncached, otherwise the page is cached.

D = dirty bit

The dirty bit is set by hardware when a write occurs to the virtual memory page identified by the TLB entry.

V = valid bit

This bit must be set in order for the address translation to be considered valid. The entire TLB may be invalidated using the invalidate all command.

TLB Registers

TLBWired (#0h)

This register limits random updates to the TLB to a subset of the available number of ways. TLB ways below the value specified in the Wired register will not be updated randomly. Setting this register provides a means to create fixed translation settings. For instance if the wired register is set to two, the sixteen fixed entries will be available.

TLBIndex (#1h)

This register contains the entry number of the TLB entry to be read from or written to.

TLBRandom (#2h)

This register contains a random three bit value used to update a random TLB entry during a TLB write operation.

TLBPageSize (#3h)

The TLBPageSize register controls which address bits are significant during a TLB lookup.

N	Page Size	
0	4KiB	
1	16kiB	
2	64kiB	
3	256kiB	
4	1MiB	

TLBPhysPage (#5h)

The TLBPhysPage register is a holding register that contains the page number for an associated virtual address. This register is transferred to or from the TLB by TLB instructions.

63		0
	Physical Page Number	
	i nysicari age ivamber	

TLBVirtPage (#4h)

The TLBVirtPage register is a holding register that contains the page number for an associated physical address. This register is transferred to or from the TLB by TLB instructions.

63		0
	Virtual Page Number	

TLBASID (#7h)

The TLBASID register is a holding register that contains the address space identifier (ASID), valid, dirty, global, and cachability bits associated with a TLB entry. This register is transferred to or from the TLB by TLB instructions.

63	16	15	8	6	4	2	1	0
		ASI	D		С	G	D	٧

Memory Operations:

Basic Operations

Basic memory operations include loads, stores, pushes, pops and string operates. There is also a memory indirect jump instruction. Other than those operations there are no other instructions that access memory. Note that return addresses are not pushed onto the stack automatically.

Memory Addressing Modes

The core supports both register indirect with displacement and scaled indexed addressing.

Indexed addressing is supported only with the general purpose register load store operations.


Register indirect addressing looks up both a register value and a segment register value from the register files and adds a displacement from the instruction to form an address.

Seg Disp Rt Ra Op Pred Seg. file Reg. file Address

Register Indirect with Displacement Addressing

Scaled Indexed addressing looks up two register file values and a segment register value, multiplies the second register value by a scaling factor, then adds all three values to form an address.

Scaled Indexed Addressing



Pre-fetching data

The load instructions may be used to pre-fetch data by specifying a load into register R0. If R0 is used as the load target register then the load operation will not cause any exception.

Bypassing the Data Cache

There are several load instructions that bypass the data-cache when loading – see the load volatile (LVx) instructions. These instructions are useful for I/O operations or for when it is better if the data cache is not loaded for performance reasons.

The volatile load instructions only offer sign extension and not zero extension. To zero extend data loaded by a volatile load operation follow it with one of the zero extension (ZXx) instructions.

Push Operations

The core supports a data push to stack and data pop operation. The data push operation both decrements the stack pointer and stores data to the stack. Argument pushing is commonly used in high-level languages. Subroutine arguments pushed to the stack in high-level languages are usually popped off the stack simply by adding to the stack pointer.

An additional push operation includes pushing an effective address to the stack.

Load Speculation

The core may load data speculatively in advance of its use provided there is no address overlap with a preceding store instruction.

Store Issuing

Stores will only be issued if there are no instructions that can exception before the store in the instruction queue. Since many instructions do not cause any exceptions this happens fairly often.

Atomic Operations

The core has a single atomic memory operation which is the CAS (compare-and-swap) instruction.

Address Reservation

The address reservation instructions rely on the external memory system to support address reservation. There are only two instruction (LVWAR, SWCR) associated with address reservation. The load instruction creates an address reservation and the store instruction clears it. In a multicore system the reservation may be created or cleared by another processing core.

Synchronization Operations

The core includes memory data barrier and memory instruction barrier instructions to allow data to be synchronized during program runs.

Exceptions

Precision

Thor's exceptions are precise. They are processed in order at the location of the exception. For instance if a divide by zero exception occurred then the exception return address is the address of the divide by zero instruction. Instructions after the divide by zero are not committed to the machine state (the results are dropped).

Nesting

Software exceptions are allowed to nest up to 255 levels. The nesting level is tracked by the core and when it is non-zero the core is in kernel mode. When an exception occurs the nesting level increases, when a return from exception is performed (RTE or RTD) the nesting level decreases. From a software standpoint this allows exceptions to occur in an exception handler. For instance it may be desirable for a debug exception to occur in the handler.

Hardware interrupts do not track the nesting level. The core does not allow nested hardware interrupts. When a hardware interrupt occurs the core is switched to kernel mode.

Vectors

The processor vectors to \$FFFFFFFFFFC0000 on a reset. All other vectoring is done through a vector table. The vector table allows for 256 entries. The vector table base address is established by code address register C12. During an external IRQ the processor looks at a vector number bus to determine the vector to use for the IRQ. This vector number may be hard-coded in which case all IRQ's will be vectored to the same location. The address vectored to is the sum of C12 and an offset supplied in the instruction multiplied by sixteen. The contents of C12 are undefined at reset; this register must be loaded before interrupts can be processed. Note that segmentation is temporarily disabled during exception processing to allow the vector to be accessed.

Vector table:

Vector	Usage / Description	
Number		
0	BREAK instruction vector	
1	SLEEP vector (branch to self)	
2	FMTK Task reschedule	
3	FMTK Time slice scheduler	
4	FMTK System call	

190	Cava ragistar stata			\vdash	
	Save register state				
191		Restore register state			
192		Spurious interrupt			
193	IRQ level 1	1000 Hz interrupt			
194	IRQ level 2	100 Hz interrupt			
	Other IRQ levels				
207	IRQ level 15	keyboard interrupt			
239	check failed				
240	overflow (integer)				
241	divide by zero (inte	ger)			
242	floating point				
243	debug				
244	segmentation				
245	privilege violation				
246	segment load				
247	segment not present				
248	DTLBMiss				
249	ITLB Miss				
250	Unimplemented instruction				
251	Bus error – data load / store				
252	Bus error – instruction fetch				
253	reserved				
254	NMI interrupt vector				
255	- reserved				
256	Load ZS				
257	Load DS				
258	Load ES				
259	Load FS				
260	Load GS				
261	Load HS				
262	Load SS				
263	- reserved				
264	Load LDT				
265	Far return				
266	Far subroutine	call			

Mnemonics

DBG	debug
DBE	data bus error
TLB	TLB miss
LMT	segment limit

45	Р	а	g	е
----	---	---	---	---

Hardware Interrupts

Interrupt Enable Delay

The core features a delay before interrupts are enabled by the CLI instruction or by an RTI instruction restoring the interrupt mask status. The default value for this delay is five clock cycles. See the IMCD core parameter description. The idea behind the delay is that processing may continue on non-interrupt code even if an IRQ line is stuck active due to a hardware problem.

Hardware Ports

Thor uses a WISHBONE bus to communicate with the outside world.

	1/0	Width	WB		
corenum	1	32		core number – this number is used to identify the	
				core and is reflected in the cpuid register. Meant to	
				be a hardcoded constant.	
rst_i	1	1	WB	reset signal	
clk_i	1	1	WB	clock	
clk2x_i	1	1		two times clock input (drives register file)	
clk_o	0	1		output (gated) clock	
km	0	1		kernel mode indicator	
nmi_i	1	1		non-maskable interrupt input	
irq_i	1	1		maskable interrupt input	
vec_i	1	8		interrupt vector	
bte_o	0	2	WB	burst type extension	
cti_o	0	3	WB	cycle type indicator	
bl_o	0	5		burst length output	
lock_o	0	1	WB	bus lock	
resv_o	0	1		reserve address	
resv_i	1	1		address reservation status in	
cres_o	0	1		clear address reservation	
сус_о	0	1	WB	cycle is valid	
stb_o	0	1	WB	data transfer is taking place	
ack_i	_	1	WB	data transfer acknowledge	
err_i		1	WB	bus error occurred input	
we_o	0	1	WB	write enable	
sel_o	0	8	WB	byte lane selects	
adr_o	0	64	WB	address output	
dat_i	1	64	WB	data input bus	
dat_o	0	64	WB	data output bus	

WB = see the WISHBONE spec rev B3

Reset

On reset the core begins fetching and executing instruction at address \$FFFFFFFFFC0000. The code segment is set to \$0000 and the program counter is set to \$FFFFFFFFFC0000. Note that the last 4k bytes of memory are unreachable to the processing core due to limitations in the segment boundary checking. The last 4k bytes should not be used to store instructions or data.

On power-up or reset interrupts are disabled automatically, In order to enable interrupts the RTI instruction must be executed. An RTI automatically enables interrupts. Note that the interrupt mask must also be cleared with the CLI instruction to allow maskable interrupts to occur.

After reset or NMI the core begins processing at a half the maximum clock rate. The <u>STP</u> instruction must be issued to get the processer running at full speed.

Clock Cycle Counts

The core has a minimum CPI of 0.5 clocks per instruction running trivial sample code. Many instructions can be done in pairs provided there are no dependencies between the instructions. Due to the out of order execution ability of the core the latency of longer running instructions may be hidden. The core may be busy working on up to four instructions at once: two ALU or an ALU and memory op, a floating point op and a branch instruction.

Core Parameters

DBW	32	The parameter controls the width of data processed by the core. Set to 64 for 64 bit processing. This parameter should be either 64 or 32. If the width is set to 32 bit then double precision floating point operations are unavailable. Also only eight predicate registers are available.
ABW	32	This parameter controls the width of the external address bus. This value should be the same as or less than the data bus width (DBW).
ALU1BIG	0	This parameter controls whether or not ALU1 supports all instructions or only a subset of instructions. The default is to support only the most common instructions. (0 = limited, 1 = all) in order to reduce the size of the core. Limiting the number of instructions supported may impact performance of the core because it may not be possible to issue two instructions in the same cycle.
IMCD	3Eh	This parameter controls how many clock cycles interrupts are disabled before an interrupt enable takes effect. It is a shift counter value. Valid values are 3E (5 clocks),3C(four clocks),38,30,and 20 (1 clock).

Configuration Defines

Definition	Default	Comment
SEGMENTATION	1	Causes the core to include segmentation. If segmentation is not desired then this can be commented out to produce an
		unsegmented core.
SEGLIMITS	1	Causes the core to include logic for segmentation limit checks, but
		only if SEGMENTATION is defined. Commenting out this definition
		will remove the segment limit checks and exceptions.
STRINGOPS	1	Causes the core to include memory string operations.
DEBUG_LOGIC	1	Causes the core to include logic to support the debug registers.
		Once the application is working well it may be desirable to reduce
		the size of the core by removing the debug registers and
		associated logic.
TRAP_ILLEGALOPS	1	Causes the core to include logic to trap for illegal operations
		during runtime. Once the target application is working well it may
		be desirable to remove the illegal instruction trapping.
FLOATING_POINT	1	Causes the core to include floating point operations. Comment
		out to reduce the size of the core.
BITFIELDOPS	1	Causes the core to include bit-field operations if defined.
PRIVCHKS	1	Causes the core to include privilege level checking logic. This may
		be commented out if not needed.
PCHIST	1	Causes the core to include PC history capture logic.

Instruction Formats

Instructions vary in length from one to eight bytes. There are only a few of single byte instructions consisting of only a predicate. Some of the more common formats are shown below.

All instruction sequences begin with a predicate byte that determines the conditions under which the instruction executes. With the exception of special predicate values, the next field in the instruction is always the opcode byte. All instructions may be preceded by an extended constant value.

RR - Register-Register

39	34	33	28	27	22	21	16	15	8	7	0
Fu	nc		Rt	R	b	R	a	Орс	ode	Pred	icate
Fur	าc ₆	F	Rt ₆	RI	0 ₆	R	a_6	Opco	de ₈	Pn ₄	Pc ₄

RI - Register-Immediate

39	28	27	22	21	16	15	8	7	0	
Immediate	2110	R	t ₆	R	a ₆	Opco	ode ₈	Pn ₄	Pc ₄	

CMP Register-Register Compare

31 28	27	22	21	16	15 12	11 8	7	0
Opc ₄	Rb	6	R	a_6	14	Pt₄	Pn ₄	Pc ₄

CMPI Register-Immediate Compare

31		22	21	16	15 12	11 8	7	0
Immed ₉₀			R	a_6	24	Pt ₄	Pn₄	Pc ₄

TST - Register Test Compare

2322	21 16	15 12	11 8	7	0
O_2	Ra ₆	0_4	Pt ₄	Pn_4	Pc ₄

CTRL/RTx-Control

15	8	7	0
Орсо	de ₈	Pn₄	Pc₄

BR - Relative Branch

	23	16	15	8	7	0
ĺ	Dis	p ₇₀	34	D ₁₁₈	Pn ₄	Pc ₄

BRK/NOP

7	0
0/14	04

JSR - Jump To Subroutine

47		24	23	16	15	8	7	0
	Offset ₂₃₀		Cr ₄	Crt ₄	Opco	ode ₈	Pn ₄	Pc ₄

Instruction Set Summary

A number of rarely used instructions may only execute on ALU #0. These instructions are identified in the text.

Illegal Instructions

By default the core traps all illegal instructions through vector #250. The logic to trap illegal instructions may be removed by commenting out the TRAP ILLEGALOPS definition.

Branch Instructions

The core has only a single relative branch instruction which branches relative to the address of the next instruction. This single branch instruction may be used to implement branching on multiple complex conditions when combined with a predicate. The branch instruction supports a 12 bit displacement field.

Branch Speculation

Branches are performed speculatively in the fetch stage of the core according to branch predictor output. Branches use a (2, 2) co-relating branch predictor with a 256 entry branch history table. Both global and local branch histories are maintained.

Loops

There is a loop instruction and corresponding loop count register to support counted loops. The loop instruction is predicted as always taken and does not consume room in the branch history table. Like a branch instruction a loop instruction takes place at the fetch stage of the core. The loop instruction supports only and eight bit displacement field which may not be extended.

Subroutine Call / Return

Program counter relative jumps and calls may be achieved using the program counter as the index register in jump instructions. The jump instruction directly supports up to 24 bit addressing. A shorter jump instruction is available that supports 16 bit addressing. The addressing capabilities of the jump instruction may be increased by applying an immediate prefix to the instruction. It is envisioned that the 16/24 bit jump addressing is sufficient for most cases when combined with usage of the code segment.

Comparison Operations

Comparison operations include CMP and TST (compare to zero). Comparison operations set a predicate register to the result status of the comparison.

Arithmetic Operations

Mnemonic	
ADD	addition
ADDU	unsigned addition
SUB	subtraction
SUBU	unsigned subtraction
MUL	multiplication
MULU	
DIV	division
DIVU	
NEG	negative
ABS	absolute value
MIN	minimum value
MAX	maximum value

Bitwise Operations

Bitwise operations include 'and', 'or' and exclusive 'or' along with their inverted versions.

Mnemonic	Has Immediate Form	
AND	Υ	
OR	Υ	
EOR	Υ	
NAND	N	
NOR	N	
ENOR	N	
ANDC	N	
ORC	N	
СОМ	N	invert bits

Logical Operations

The core includes the logical 'not' (NOT) operation. The NOT operation reduces the value to a one or zero result.

Detailed Instruction Set

2ADDU - Register-Register

Description:

Multiply Ra by two and add Rb and place the sum in the target register. This instruction will never cause an overflow exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
08	h ₆	Rt	6	R	o ₆	Ra	a_6	401	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 2 + Rb

2ADDUI - Register-Immediate

Description:

Multiply Ra by two and add immediate and place the sum in the target register. This instruction will never cause an overflow exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	ite ₁₁₀	R	t ₆	R	a ₆	6B	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 2 + immediate

4ADDU - Register-Register

Description:

Multiply Ra by four and add Rb and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
09	h ₆	Rt	6	R	0 ₆	R	a_6	401	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 4 + Rb

4ADDUI - Register-Immediate

Description:

Multiply Ra by four and add immediate and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Imme		R	t ₆	R	a_6	6C	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 4 + immediate

8ADDU - Register-Register

Description:

Multiply Ra by eight and add Rb and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
0A	h ₆	Rt	.6	R	b_6	R	a_6	401	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 8 + Rb

8ADDUI - Register-Immediate

Description:

Multiply Ra by eight and add immediate and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Imme	ed ₁₁₀	R	$t_{\scriptscriptstyle 6}$	R	a_6	6DI	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 8 + immediate

16ADDU - Register-Register

Description:

Multiply Ra by sixteen and add Rb and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	0B	h	Rt	6	Rl	b ₆	Ra	a ₆	40ł		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 16 + Rb

16ADDUI - Register-Immediate

Description:

Multiply Ra by sixteen and add immediate and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Imme	ed ₁₁₀	R	$t_{\scriptscriptstyle 6}$	R	a_6	6El	۱8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra * 16 + immediate

ABS - Absolute Value Register

Description:

This instruction takes the absolute value of a register and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
34	R	t_6	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

ADD - Register-Register

Description:

Add two registers and place the sum in the target register. This instruction may cause an overflow exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
00	h ₆	Rt	6	Rl	b_6	Ra	a ₆	40ł		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra + Rb

Exceptions: integer overflow

ADDI - Register-Immediate

Description:

Add a register and immediate value and place the sum in the target register. This instruction may cause an overflow exception.

Instruction Format:

_	39	28	27	22	21	16	15	8	7	0
	Immediate ₁₁	10	R	t ₆	Ra	a ₆	48h	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra + immediate

Exceptions: integer overflow

ADDU - Register-Register

Description:

Add registers Ra and Rb and place the result into register Rt. This instruction will never cause any exceptions.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
04	h_6	Rt	6	Rl	b_6	Ra	a_6	40ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:


Rt = Ra + Rb

ADDUI - Register-Immediate

Description:

Add a register and immediate value and place the sum in the target register. This instruction will never cause an exception.

Instruction Format:



31	22	21	16	15	8	7	0
Immedia	ate ₉₀	R	$t_{\scriptscriptstyle 6}$	47	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra + Immediate

AND - Register-Register

Description:

Bitwise and's two registers and places the result in a target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
00h ₆		Rt	6	R	b_6	R	a_6	50ł	18	Pn₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra & Rb

ANDC - And with Compliment

Description:

Bitwise and's a register Ra with the compliment of register Rb and places the result in a target register. There is no immediate form for this instruction.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
06	h_6	Rt	6	Rl	b_6	Ra	a_6	50ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra & ~Rb

ANDI - Register-Immediate

Description:

Bitwise and's register and an immediate value and places the result in a target register.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	Immediate ₁₁₀			R	a_6	53ł	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra & immediate

BCDADD - Register-Register

Description:

Adds two registers using BCD arithmetic and places the result in a target register. Only the low order byte of the register is used. The result is an eight bit BCD number.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
	00h ₆	Rt	t ₆	R	b_6	R	a_6	F5h	8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra + Rb

BCDMUL - Register-Register

Description:

Multiplies two registers using BCD arithmetic and places the result in a target register. Only the low order byte of the register is used. The result is a 16 bit BCD value.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
(02h ₆		t ₆	R	b_6	R	a_6	F5h	8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 Only

Operation:

Rt = Ra * Rb

BCDSUB - Register-Register

Description:

Subtracts two registers using BCD arithmetic and places the result in a target register. Only the low order byte of the register is used. The result is an eight bit BCD number.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
01h	6	Rt	6	Rl	b_6	R	a ₆	F5h ₈		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra - Rb

BFCHG - Bit-field Change

Description:

Inverts the bit-field in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~_4	34	me ₆	mb ₆	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BFCLR - Bit-field Clear

Description:

Sets the bits to zero of the bit-field in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	24	me ₆	mb ₆	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BFEXT - Bit-field Extract

Description:

Extracts a bit-field from register Ra located between the mask begin (mb) and mask end (me) bits and places the sign extended result into the target register.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	54	me ₆	mb ₆	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BFEXTU - Bit-field Extract Unsigned

Description:

Extracts a bit-field from register Ra located between the mask begin (mb) and mask end (me) bits and places the zero extended result into the target register.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	44	me_6	mb_6	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc_4

Clock Cycles: 1

Execution Units: ALU #0 only

BFINS - Bit-field Insert

Description:

Inserts a bit-field into the target register located between the mask begin (mb) and mask end (me) bits from the low order bits of Ra.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	O_4	me ₆	mb_6	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BFINSI - Bit-field Insert Immediate

Description:

Inserts a bit-field into the target register located between the mask begin (mb) and mask end (me) bits from the bits specified in the instruction.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	64	me ₆	mb_6	Rt ₆	Imm ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BFSET - Bit-field Set

Description:

Sets the bits to one of the bit-field in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

Instruction Format:

4744	43 40	39 34	33 28	27 22	21 16	15 8	7	0
~4	14	me ₆	mb_6	Rt ₆	Ra ₆	AAh ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

BITI - Test bits Register-Immediate

Description:

Logically and's register and an immediate value and places the result in a predicate register. If the result of the 'and' operation is zero the predicate register's zero flag is set, otherwise it is cleared. If the result is negative the predicate's less than flag is set, otherwise it is cleared.

Instruction Format:

39	28	26	25	22	21	16	15	8	7	0
Immedia	ate ₁₁₀	~2	Р	t ₄	R	a_6	46h	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Pt = flag results(Ra & immediate)

Predicate Results:

Predicate flag	Setting
eq	set if result is zero
lt	set if result is negative
ltu	set if result is odd (bit 0 is set)

BR - Relative Branch

Description:

A branch is made relative to the address of the next instruction.

• The twelve bit displacement field cannot be extended with an immediate constant prefix.

Branches are executed immediately in the instruction fetch stage of the processor before it is known if there is a prefix present.

Instruction Format:

23	16	15	8	7	0
Disp) ₇₀	3h ₄	D ₁₁₈	Pn_4	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's / Branch

Operation:

PC <= PC + displacement

BRK -Break

Description:

This instruction contains only a predicate byte. The Break exception is executed. The core will be switched to kernel mode.

Instruction Format:

_ 7	0
04	04

BSR - Branch to Subroutine

Description:

This is an alternate mnemonic for the JSR instruction. A jump is made to the sum of the sign extended displacement supplied in the displacement field of the instruction and the specified code address register Cr.

The subroutine return address is stored in a code address register specified in the Crt field of the instruction.

Typically code address register #1 is used to store the return address.

Instruction Formats:

47	24	23 20	19 16	15	8	7	0
Displ	acement ₂₃₀	154	Crt ₄	A2ł	18	Pn ₄	Pc ₄

39 2	4	23 20	1916	15	8	7	0
Displacement ₁₅₀		154	Crt ₄	A1h ₈		Pn ₄	Pc_4

Clock Cycles: 1

CACHE - Cache Command

Description:

This instruction issues a command to the cache.

Instruction Format:

31	26	2524	23 22	21	16	15	8	7	0
Fur	าc ₆	~2	~2	R	a_6	9Fh	18	Pn ₄	Pc ₄

Operation:

Commands:

Func ₆	
0	Invalidate entire instruction cache
1	Invalidate instruction cache line (address in Ra)
32	Invalidate entire data cache
33	Invalidate data cache line (address in Ra)

CAS - Compare and Swap

Description:

If the contents of the addressed memory cell is equal to the contents of Rb then a sixty-four bit value is stored to memory from the source register Rc. The original contents of the memory cell are loaded into register Rt. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be word aligned. If the operation was successful then Rt and Rb will be the same value. The compare and swap operation is an atomic operation; the bus is locked during the load and potential store operation. This operation assumes that the addressed memory location is part of the volatile region of memory and bypasses the data cache.

The stack pointer cannot be used as the target register.

Instruction Format:

47	40	39	34	33	28	27	22	21	16	15	8	7	0
Displacen	nent ₇₀	R	$t_{\scriptscriptstyle 6}$	R	C ₆	R	$b_{\scriptscriptstyle 6}$	R	a ₆	97	h ₈	Pn ₄	Pc ₄

Operation:

Rt = memory [Ra + displacement] if memory[Ra + displacement] = Rb memory[Ra + displacement] = Rc

Assembler:

CAS Rt,Rb,Rc,offset[Ra]

CHKI - Register-Immediate

Description:

Check register against bounds. The comparisons are signed comparisons. There is no unsigned form of this instruction. If the register is inside the bounds, the target predicate register equals flag is set, otherwise it is cleared.

Instruction Format:

4744	4340	39	28	27	22	21	16	15	8	7	0
~_4	Pt ₄	Immediate	110	RI	b_6	R	a_6	451	h ₈	Pn_4	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

```
if (Rb < Ra or Rb >= Immediate)
    Pt.eq = 0
else
    Pt.eq = 1
```

CHKX- Register-Register

Description:

Check register against bounds. The comparisons are signed comparisons. There is no unsigned form of this instruction. This instruction may cause a check exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
14	h ₆	Ro	6	Rl	b_6	R	a ₆	40ł		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

if (Rc < Ra | | Rc >= Rb)
 check exception

Exceptions: bounds check

CHKXI - Register-Immediate

Description:

Check register against bounds. The comparisons are signed comparisons. There is no unsigned form of this instruction. This instruction may cause a check exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0	
Immediat	:e ₁₁₀	R	b_6	Ra	a_6	5Dh	18	Pn₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

if (Rb < Ra or Rb >= Immediate) check exception

Exceptions: bounds check

CLI - Clear Interrupt Mask

Description:

This instruction is used to enable interrupts. This instruction is available only while operating in kernel mode.

Instruction Format:

15	8	7	0
FAh ₈		Pn ₄	Pc ₄

Clock Cycles: 1

Operation:

im = 0

Exceptions: privilege violation

CMP Register-Register Compare

Description:

The register compare instruction compares two registers and sets the flags in the target predict register as a result.

Instruction Format:

3128	27	22	21	16	15 12	11 8	7	0
04	R	b_6	R	a ₆	14	Pt ₄	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

CMPI Register-Immediate Compare

Description:

The register immediate compare instruction compares a register to an immediate value and sets the flags in the target predict register as a result. Both a signed and unsigned comparison take place at the same time.

Instruction Format:

_	31	22	21	16	15 12	11 8	7	0
	lmm	ed ₁₀	R	a_6	24	Pt ₄	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

CNTLO- Count Leading Ones

Description:

This instruction counts the number of leading ones in a register and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
64	R	t_6	R	a ₆	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

CNTLZ- Count Leading Zeros

Description:

This instruction counts the number of leading zeros in a register and places the result in a target register.

Instruction Format:

_	31 28	27	22	21	16	15	8	7	0
	54	R	t_{6}	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

CNTPOP- Population Count

Description:

This instruction counts the number of one bits in a register and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
74	R	$t_{\scriptscriptstyle 6}$	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

COM - Bitwise Compliment

Description:

This instruction performs a bitwise compliment on a register and places the result in a target register. If bit is a one then the bit is replaced with is zero otherwise it is replaced with a one.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
B_4	R	$t_{\scriptscriptstyle 6}$	R	a ₆	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = ~ Ra

CPUID - CPU Identification

Description:

This instruction returns general information about the core. Register Ra is used as a table index to determine which row of information to return.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
O_4	R	t_6	R	a ₆	41	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Info[Ra]

Index	bits	Information Returned
0	63 to 0	The processor core identification number. This field is
		determined from an external input. It would be hard wired to the
		number of the core in a multi-core system.
2	63 to 0	Manufacturer name first eight chars "Finitron"
3	63 to 0	Manufacturer name last eight characters
4	63 to 0	CPU class "64BitSS"
5	63 to 0	CPU class
6	63 to 0	CPU Name "Thor"
7	63 to 0	CPU Name
8	63 to 0	Model Number "M1"
9	63 to 0	Serial Number "1234"
10	63 to 0	Features bitmap
11	31 to 0	Instruction Cache Size (32kB)
11	63 to 32	Data cache size (16kB)

DIV - Register-Register Divide

Description:

Performs a signed division of two registers and places the quotient in the target register. This instruction may cause an overflow or divide by zero exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
03	h ₆	Rt	6	R	b_6	R	a_6	40ł	٦8	Pn ₄	Pc ₄

Clock Cycles: 65

Execution Units: ALU #0 only

Operation:

Rt = Ra / Rb

Exceptions: divide by zero

DIVI - Register-Immediate Divide

Description:

Performs a signed divide of a register and an immediate value and places the result in a target register. This instruction may cause an overflow or divide by zero exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immediat	e ₁₁₀	R	$t_{\scriptscriptstyle 6}$	Ra	a ₆	4Bh	18	Pn ₄	Pc ₄

Clock Cycles: 65

Execution Units: ALU #0 only

Operation:

Rt = Ra / immediate

Exceptions: divide by zero

DIVIU - Unsigned Register-Immediate Divide

Description:

Performs an unsigned divide of a register and an immediate value and places the result in a target register. This instruction will not cause an overflow or divide by zero exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immediate	110	R	t ₆	Ra	a_6	4Fł	18	Pn₄	Pc ₄

Clock Cycles: 65

Execution Units: ALU #0 only

Operation:

Rt = Ra / immediate

DIVU - Unsigned Register-Register Divide

Description:

Performs an unsigned division of two registers and places the quotient in the target register. This instruction not cause an overflow or divide by zero exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
07	h ₆	Rt	6	R	b_6	R	a_6	40ł	18	Pn ₄	Pc ₄

Clock Cycles: 65

Execution Units: ALU #0 only

Operation:

Rt = Ra / Rb

ENOR - Register-Register

Description:

Bitwise exclusive or register with register and place inverted result in target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
05	h ₆	Rt	6	R	0 ₆	R	a_6	50ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Rt = {^{\sim}(Ra \land Rb)}$$

EOR - Register-Register

Description:

Bitwise exclusive or register with register and place result in target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
02	h ₆	Rt	·6	R	b_6	R	a_6	50ł	18	Pn₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra ^ Rb

EORI - Register-Immediate

Description:

Bitwise exclusive or register with immediate and place result in target register.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	ate ₁₁₀	R	t ₆	R	a_6	55ł	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra ^ immediate

INC - Increment Memory

Description:

Memory is incremented by the amount specified in the instruction. The memory address is the sum of the sign extended displacement and register Ra. The amount is between -128 and +127. Note that the increment is not an atomic memory operation. The bus is not locked during the increment to allow cached data to be incremented. For atomic memory operations see the <a href="#case-state-

Instruction Format:

47	40	3937	36	28	27	22	21	16	15	8	7	0	
Amt	3	Sg₃	Displace	ement ₈₀	O ₃	Sz ₃	R	a_6	C7I	h ₈	Pn ₄	Pc ₄	ı

Execution Units: All Memory

Operation:

(mem[Ra+offset]) = (mem[Ra+offset]) + amt

IMM64,IMM56,IMM48,IMM40,IMM32,IMM24,IMM16

Immediate Extensions

The immediate extension predicates are used to extend the immediate constant of the following instruction. The extensions may add from one to seven bytes more to the constant. Most, but not all instructions can accept a predicated immediate.

Immediate							Predicate	
Immediate ₆₃₈						84	04	
		Immediate ₅₅₈						04
			Immediate ₄₇₈					
		Immediate ₃₉₈						04
	Immediate ₃₁₈				8	44	04	
			Immediate ₂₃₈				34	04
						Immediate ₁₅₈	24	04

Clock Cycles: 1

Execution Units: Enqueue

INT -**Interrupt**

Description:

This instruction calls a system function located as the sum of the zero extended offset times 16 plus code address register 12. The return address is stored in the IPC register (code address register #14).

The offset field of this instruction cannot be extended.

Note that this instruction is automatically invoked for hardware interrupt processing. This instruction would not normally be used by software and is not supported by the assembler. The return address stored is the address of the interrupt instruction, not the address of the next instruction. To call system routines use the <u>SYS</u> instruction.

Instruction Format:

31 24	23 20	19 16	15	8	7	0
Offset ₇₀	Ch ₄	Eh ₄	A6l	h ₈	Pn ₄	Pc ₄

JCI, JCIX - Jump Character Indirect

Description:

This instruction performs a memory indirect jump to a target address. The target address is formed from the sixteen bit data located in memory combined with the upper address bits of the program counter. The return address is stored in a code address register specified in the instruction.

For the register indirect with displacement form register Ra is scaled by two before use in forming an address. For the scaled indexed form of the instruction register Rb is scaled by two before use in forming an address.

This instruction is used when a table of code addresses is present in memory. The code address table may be compressed by eliminating the upper address bits from the table. The table should be entirely located within the same upper address bits as the address of the instruction.

Instruction Formats:

3937	36	28	2726	25 22	21	16	15	8	7	0	_	
Sg ₃	Displac	cement ₈₀	12	Ct ₄	R	≀a ₆	8	Dh ₈	Pn₄	Pc ₄		
39 37	36	3534	3332	31 28	27	22	21	16	15	8	7	0
Seg₃	~	~2	12	Ct ₄	Rl	0 ₆	R	a_6	B7l	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's

Operation:

Ct = pc

 $pc = pc_{[63:16]},mem[Ra*2 + displacement]_{16}$

Exceptions: DBG TLB LMT DBE

Usage:

The following example replaces about five lines of code with just a single line of code by making use of the JCI instruction. The code is part of a dispatch routine for a BIOS call.

Using JCI

jci	c1,cs:VideoBIOS_FuncTable[r6]	
Without using JCI		
ldi	r10,#VideoBIOS_FuncTable	
lcu	r10,cs:[r10+r6*2]	
ori	r10,r10,#VideoBIOSCall & 0xFFFFFFFFFFF0000	; recover
high order bits		
mtspr	c2,r10	
icn	[62]	

JHI, JHIX - Jump Half-word Indirect

Description:

This instruction performs a memory indirect jump to a target address. The target address is formed from the thirty-two bit data located in memory combined with the upper address bits of the program counter. The return address is stored in a code address register specified in the instruction.

For the register indirect with displacement form register Ra is scaled by four before use in forming an address. For the scaled indexed form of the instruction register Rb is scaled by four before use in forming an address.

This instruction is used when a table of code addresses is present in memory. The code address table may be compressed by eliminating the upper address bits from the table. The table should be entirely located within the same upper address bits as the address of the instruction.

Instruction Formats:

3937	36	28	2726	25 22	21	16	15	8	7	0	_	
Sg ₃	Displac	cement ₈₀	22	Ct ₄	R	a_6	18	Dh ₈	Pn ₄	Pc ₄		
20.27	26	2524	2222	21 20	27	22	21	16	15	0	7	0
39 37	36	3534	3332	31 28	27	22	21	16	15	8	/	U
Sega	~	~_	22	Ct₄	Rh	Rh _c		a.	B7I	n	Pn₄	P _C ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's

Operation:

Ct = pc

 $pc = pc_{[63:32]}$, $mem[Ra*4 + displacement]_{32}$

Exceptions: DBG TLB LMT DBE

JMP - Jump To Address

Description:

This is an alternate mnemonic for the JSR instruction.

A jump is made to the sum of the zero extended offset supplied in the offset field of the instruction and the specified code address register Cr. The JMP instruction may be used with an immediate predicate constant in order to extend the address range of the jump.

Instruction Formats:

47	24	23 20	19 16	15	8	7	0
Offset ₂₃₀		Cr ₄	04	A2	h ₈	Pn₄	Pc ₄

39	24	23 20	19 16	15	8	7	0
Offset ₁₅₀		Cr ₄	04	A1l	h ₈	Pn_4	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

 $pc = Cr_{[n]} + offset$

Exceptions: none

JSF - Jump to Far Subroutine

Description:

Invoke far subroutine call trap (vector #265). Typically this will cause the current program counter and code segment to be saved on stack. This instruction is typically followed by inline parameters which specify the target segment and offset. The trap routine will typically look up the desired segment from one of the descriptor tables.

Stack Frame:

Stack Offset	Item Stored
n+5	segment acr
n+4	reserved
n+3	segment limit
n+2	segment base
n+1	code segment selector
n	program counter (return address)

Instruction Formats:

15	8	7	0
FEh ₈		Pn ₄	Pc ₄

Execution Units: All ALU's / Branch

Operation:

Exceptions: DBE, DBG, TLB, LMT

Example:

jsf align 8 dw targetOffset dh targetSelector

JSR - Jump To Subroutine

Description:

A jump is made to the sum of the zero extended offset supplied in the offset field of the instruction and the specified code address register Cr. The JSR instruction may be used with an immediate predicate constant in order to extend the address range of the jump.

The subroutine return address is stored in a code address register specified in the Crt field of the instruction. Typically code address register #1 is used.

An immediate constant prefix applied to this instruction overrides offset bits 8 to 23 and acts like an eight bit immediate constant extension used by other instructions.

Instruction Formats:

47	24	23 20	19 16	15	8	7	0
Offset ₂₃₀		Cr ₄	Crt ₄	A2I	h ₈	Pn ₄	Pc ₄

39	24	23 20	19 16	15	8	7	0
Offset ₁₅₀	1	Cr ₄	Crt ₄	A1	h ₈	Pn ₄	Pc ₄

23 20	19 16	15	8	7	0
Cr ₄	Crt ₄	A0h	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Cr_{[t]} = pc$$

 $pc = Cr_{[n]} + offset$

Exceptions: none

JWI, JWIX - Jump Word Indirect

Description:

This instruction performs a memory indirect jump to a target address. The target address is loaded from data located in memory. The return address is stored in a code address register specified in the instruction.

For the register indirect with displacement form register Ra is scaled by eight before use in forming an address. For the scaled indexed form of the instruction register Rb is scaled by eight before use in forming an address.

Instruction Formats:

Sg ₃ Displacement ₈₀ 3 ₂ Ct ₄ Ra ₆ 8Dh ₈ Pn ₄ Pc ₄	3937	36	28	2726	25 22	21 16	15	8	7	0
	Sg₃	Displacem	ent ₈₀	32	Ct ₄	Ra ₆	8Dh ₈		Pn ₄	Pc ₄
	J 83	Displacell	ieiit ₈₀	J ₂	Ct4	I\a ₆	80118		F114	F C4

_	39 37	36	3534	3332	31 28	27 22	21 16	15 8	7	0
	Seg₃	~	~2	32	Ct ₄	Rb ₆	Ra ₆	B7h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's

Operation:

Ct = pc

pc = mem[Ra*8 + displacement]₆₄

Exceptions: DBG TLB LMT DBE

LB - Load Byte

Description:

An eight bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra.

This instruction will load data from the cache and cause a cache load operation if the data isn't in the cache. To bypass the cache use the <u>LVB</u> instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0	
Sg₃	Displace	ement ₈₀	R	t ₆	R	a ₆	80	h ₈	Pn ₄	Pc ₄	1

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra+offset])

LBU - Load Byte Unsigned

Description:

An eight bit value is loaded from memory and zero extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	81h	18	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = zero extend (mem[Ra+offset])

LBUX - Load Byte Unsigned Indexed

Description:

An eight bit value is loaded from memory zero extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b_6	R	a_6	B1I	h ₈	Pn ₄	Pc_4

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[Ra+Rb]

LBX - Load Byte Indexed

Description:

An eight bit value is loaded from memory and placed in the target register. The memory address is the sum of register Ra and scaled register Rb.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	c ₆	R	b_6	R	a_6	B0	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra+Rb])

LC - Load Character

Description:

A sixteen bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be character aligned.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg ₃	Displace	ement ₈₀	R	t ₆	R	a ₆	82	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra + displacement])

LCL - Load Cache Line

Description:

The cache line is loaded from memory into the cache (instruction or data). The memory address is the sum of the sign extended offset and register Ra.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displac	ement ₈₀		gt ₆	Ra	a ₆	8F	h ₈	Pn ₄	Pc ₄

Execution Units: Cache / Memory

Operation:

Rt = sign extend (mem[Ra+offset])

Target:

Tgt ₆	Cache
0	instruction cache
1	data cache

LCU - Load Character Unsigned

Description:

A sixteen bit value is loaded from memory and zero extended, then placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be character aligned.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	83	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = zero extend (mem[Ra + displacement])

LCUX - Load Character Unsigned Indexed

Description:

A sixteen bit value is loaded from memory, zero extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb. The memory address must be character aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b_6	R	a_6	В3	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[Ra + Rb * scale]

LCX - Load Character Indexed

Description:

A sixteen bit value is loaded from memory, sign extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb. The memory address must be character aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	c ₆	R	b ₆	R	a ₆	B2	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[Ra + Rb * scale]

LDI - Load-Immediate

Description:

This instruction loads a sign extended immediate constant into a register. The immediate constant may be extended by using an immediate prefix instruction.

Instruction Format:

31	22	21	16	15	8	7	0
Immed	iate ₉₀	R	t ₆	6F	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = immediate

LDIS - Load-Immediate Special

Description:

This instruction loads a sign extended immediate constant into a special purpose register. The immediate constant may be extended by using an immediate prefix instruction. Typical usage is to initialize a code address register with a target address.

Instruction Format:

31	22	21	16	15	8	7	0
Immed	iate ₉₀	Sp	r ₆	9DI	18	Pn_4	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Spr = immediate

LEA - Load Effective Address

Description:

The virtual memory address is placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. This is an alternate form of the ADDUI instruction where the operand is specified in a memory operand format.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Disp ₁₁₀		R	$t_{\scriptscriptstyle 6}$	R	a_6	4Ch	l ₈	Pn ₄	Pc ₄

Operation:

Rt = Ra + Displacement

Execution Units: All ALU's

LEAX - Load Effective Address Indexed

Description:

A virtual memory address is computed and placed in the target register. The address is the sum of register Ra and scaled register Rb. This mnemonic is an alternate form of the ADDU, _2ADDU,_4ADDU or _8ADDU instruction. The assembler will emit the add instruction according to the scale specified for Rb.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
F	n ₆	Rt	t_{6}	R	a ₆	R	b ₆	401	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's / Memory

Operation:

Rt = Ra + Rb * scale

Exceptions: none

LH - Load Half-Word

Description:

A thirty-two bit value is loaded from memory and sign extended, then placed in the target register Rt. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be half-word aligned.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg₃	Displace	ment ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	84	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra + displacement])

LHU - Load Half-word Unsigned

Description:

A thirty-two bit value is loaded from memory and zero extended, then placed in the target register Rt. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be half-word aligned.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg₃	Displace	ement ₈₀	R	t_6	Ra	a_6	85	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = zero extend (mem[Ra + displacement])

LHUX - Load Half-word Unsigned Indexed

Description:

A thirty-two bit value is loaded from memory, zero extended and placed in the target register. The memory address is the sum of register Ra and register Rb. The memory address must be half-word aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b ₆	R	a ₆	B5	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[Ra+Rb*scale]

LHX - Load Half-word Indexed

Description:

A thirty-two bit value is loaded from memory sign extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb. The memory address must be half-word aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b ₆	R	a_6	B4	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra + Rb * scale])

LLA - Load Linear Address

Description:

A linear memory address is computed and placed in the target register. The linear address is the sum of the sign extended displacement, register Ra, and the specified segment register.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg ₃	Displace	ement ₈₀	R	t ₆	Ra	a ₆	6Al	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's / Memory

Operation:

Rt = Ra + displacement + segment

Exceptions: none

LLAX - Load Linear Address Indexed

Description:

A linear memory address is computed and placed in the target register. The linear address is the sum of register Ra, scaled register Rb, and the specified segment register.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	t ₆	R	b_6	R	a ₆	B8l	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's / Memory

Operation:

Rt = Ra + Rb + segment

Exceptions: none

LOOP - Loop Branch

Description:

A branch is made relative to the address of the next instruction if the loop count register is non-zero. The loop count register is decremented by this instruction. The predicate condition must also be met. The loop branch is predicted as always taken and does not consume room in the branch predication tables. The displacement constant may not be extended as the loop takes place in the instruction fetch stage of the core.

Instruction Format:

23	16	15	8	7	0
Dis	p ₇₀	A4	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's / Branch

Operation:

LVB - Load Volatile Byte

Description:

An eight bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices. This instruction may also be used when it is known that the data is better not cached.

There is no indexed or unsigned form for this instruction. The value loaded may be zero extended rather than sign extended by following it with the <u>ZXB</u> instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg_3	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	R	a_6	AC	:h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra+offset])

LVC - Load Volatile Character

Description:

A sixteen bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices.

There is no indexed or unsigned form for this instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg ₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	AD	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra+offset])

LVH - Load Volatile Half-word

Description:

A thirty-two bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices.

There is no indexed or unsigned form for this instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displace	ement ₈₀	R	t ₆	R	a_6	AE	h ₈	Pn₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra+offset])

LVW - Load Volatile Word

Description:

A sixty-four bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices.

There is no indexed or unsigned form for this instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displace	ement ₈₀	R	t ₆	R	a_6	AF	h ₈	Pn₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra + displacement])

LVWAR - Load Volatile Word and Reserve

Description:

A sixty-four bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. Additionally the reserve signal is activated on the bus to tell the memory system to place an address reservation. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices. The primary purpose of this instruction is to setup semaphores. See also the <u>SWCR</u>, <u>CAS</u> instructions.

There is no indexed form for this instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg_3	Displacement ₈₀		R	$t_{\scriptscriptstyle 6}$	Ra	a_6	8B	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = sign extend (mem[Ra + displacement]); reserve = 1

LW - Load Word

Description:

A sixty-four bit value is loaded from memory and placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be word aligned.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg₃	Displace	ement ₈₀	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	86	h ₈	Pn ₄	Pc_4

31 29	28	27	22	21	16	15	8	7	0
Sg₃	٧	Rt ₆		Ra	a_6	D6l	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Exceptions:

If the target register is R0 then this instruction will not cause an exception. Otherwise an exception may be caused by a data-bus error signal input or a TLB miss.

Operation:

Rt = mem[Ra + displacement]

LWS - Load Word Special

Description:

A sixty-four bit value is loaded from memory and placed in the special purpose register. The memory address is the sum of the sign extended offset and register Ra. The memory address must be word aligned.

There is no indexed form for this instruction.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg ₃	Displace	isplacement ₈₀		$t_{\scriptscriptstyle 6}$	Ra	a_6	8El	18	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Spr = mem[Ra + displacement]

LWX - Load Word Indexed

Description:

A sixty-four bit value is loaded from memory and placed in the target register. The memory address is the sum of register Ra and scaled register Rb. The memory address must be word aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	Ro	6	R	Rb ₆		a_6	B6	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[Ra + Rb*scale]

MAX - Register-Register

Description:

Determines the maximum of two values in registers Ra and Rb and places the result in the target register Rt.

Instruction Format:

 39	34	33	28	27	22	21	16	15	8	7	0
11	h ₆	Rt	6	Rl	b_6	R	a_6	401	٦8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

MEMDB - Memory Data Barrier

Description:

All memory accesses before the MEMDB command are completed before any memory accesses after the data barrier are started. Note that this instruction has an effect even if the predicate is false; this does not affect the correct operation of the program, only performance is affected.

Instruction Format:

15	8	7	0
F9h ₈		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: Memory

MEMSB - Memory Synchronization Barrier

Description:

All instructions before the MEMSB command are completed before any memory access is started. Note that this instruction has an effect even if the predicate is false; this does not affect the correct operation of the program, only performance is affected.

Instruction Format:

15	8	7	0
F8h ₈		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: Memory

MFSPR - Special Register-Register

Description:

This instruction moves from a special purpose register into a general purpose one.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
~4	R	$t_{\scriptscriptstyle 6}$	Sp	r ₆	A8	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

 $Rt = Spr_{[n]}$

Special Purpose Registers

Reg #	R/W		
00-15	RW	PRED	specific predicate register #0 to 15
16-31	RW	CREGS	Code address register array (C0 to C15)
32-39	RW	SREGS	Segment base register array (zs,ds,es,fs,gs,hs,ss,cs)
40-47			- reserved for segmentation
48	R	MID	Machine ID
49	R	FEAT	Features
50	R	TICK	Tick count
51	RW	LC	Loop Counter
52	RW	PREGS	Predicate register array
53	RW	ASID	address space identifier
59	RW	EXC	exception cause register
60	W	BIR	Breakout index register
61	RW		Breakout register - additional spr's
63			reserved

Additional Spr's are available by setting the breakout index register to an Sor index value, then accessing the Spr through the breakout register.

MIN - Register-Register

Description:

Determines the minimum of two values in registers Ra and Rb and places the result in the target register Rt.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	10	h ₆	Rt	6	Rl	b_6	R	a ₆	40ł		Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

MLO - Mystery Logical Operation

Description:

The MLO instruction performs an operation that is determined at run-time as opposed to compile time. The operation to be performed is one of the register-register logical operations. Register Rc contains the function code for the operation. Registers Ra and Rb are the operands to the instruction. The result is placed in register Rt.

The MLO instruction is provided to help avoid writing self-modifying code for performance reasons.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
Rt	·6	R	C ₆	R	b_6	R	a_6	51h	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra op(Rc) Rb

MODI -Register-Immediate Modulus

Description:

Performs a signed divide of a register and an immediate value and places the remainder in a target register. This instruction may cause an overflow or divide by zero exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0	
Immedia	te ₁₁₀	R	t ₆	Ra	a_6	5Bh	18	Pn₄	Pc ₄	

Clock Cycles: 65

Execution Units: ALU #0 only

Operation:

Rt = Ra % immediate

Exceptions: DBZ OFL

MODUI - Unsigned Register-Immediate Modulus

Description:

Performs an unsigned divide of a register and an immediate value and places the remainder in a target register. This instruction will not cause an overflow or divide by zero exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	ate ₁₁₀	R	t ₆	R	a_6	5Fl	18	Pn ₄	Pc ₄

Clock Cycles: 65

Execution Units: ALU #0 only

Operation:

Rt = Ra % immediate

MOV - Register-Register

Description:

This instruction moves one general purpose register to another. This instruction is shorter and uses one less register port than using the OR instruction to move between registers.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
04	R	t_6	Ra	a ₆	A	7 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra

MOVS - Move Special Register-Special Register

Description:

This instruction moves one special purpose register to another. The primary purpose of this instruction is to allow transfers directly between code address or segment registers.

Instruction Format:

31 28	27	22	21	16	15	8	7	0	
~4	Sp	rt ₆	Sp	r ₆	AE	3 ₈	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Sprt = Spra

MTSPR -Register-Special Register

Description:

Move a general purpose register into a special purpose register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
~4	Sı	or ₆	R	a_6	A9	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Spr_{[n]} = Ra$$

MUL - Register-Register Multiply

Description:

Performs a signed multiply of two registers and places the product in the target register. This instruction may cause an overflow exception.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	02	n	Rt	6	Rl	b_6	R	a ₆	40ł		Pn ₄	Pc ₄

Clock Cycles: 5

Execution Units: ALU #0 Only

Operation:

Rt = Ra * Rb

MULI - Register-Immediate Multiply

Description:

Performs a signed multiply of a register and an immediate value and places the result in a target register. This instruction may cause an overflow exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immediat	e ₁₁₀	R	t ₆	R	a_6	4Al	18	Pn ₄	Pc ₄

Clock Cycles: 5

Execution Units: ALU #0 only

Operation:

Rt = Ra * immediate

MULU - Unsigned Register-Register Multiply

Description:

Performs an unsigned multiply of two registers and places the product in the target register. This instruction will never cause an overflow exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
06	h ₆	Rt	.6	R	b_6	R	a_6	40ł	۱8	Pn ₄	Pc ₄

Clock Cycles: 5

Execution Units: ALU #0 only

Operation:

Rt = Ra * Rb

MULUI - Unsigned Register-Immediate Multiply

Description:

Performs an unsigned multiply of a register and an immediate value and places the result in a target register. This instruction will never cause an overflow exception.

Instruction Format:

_	39	28	27	22	21	16	15	8	7	0
	Immediate₁	10	R	t ₆	Ra	a ₆	4Eł	18	Pn₄	Pc ₄

Clock Cycles: 5

Execution Units: ALU #0 only

Operation:

Rt = Ra * immediate

MUX - Multiplex

Description:

If a bit in Ra is set then the bit of the target register is set to the corresponding bit in Rb, otherwise the bit in the target register is set to the corresponding bit in Rc.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
Rt,	5	R	C ₆	Rl	o ₆	Ra	a_6	72h	3	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

For n = 0 to 63
$$\text{If } Ra_{[n]} \text{ is set then} \\ Rt_{[n]} = Rb_{[n]} \\ \text{else} \\ Rt_{[n]} = Rc_{[n]}$$

NAND - Register-Register

Description:

Bitwise and's two registers inverts the result and places the result in a target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
03	h ₆	Rt	6	R	b_6	R	a_6	50ł	18	Pn₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

 $Rt = ^{\sim}(Ra \& Rb)$

NEG - Negate Register

Description:

This instruction negates a register and places the result in a target register.

Instruction Format:

3	1 28	27	22	21	16	15	8	7	0
	14	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = - Ra

NOP - No Operation

Description:

This instruction contains only a predicate byte. This is a single byte no-operation code. It can be used to align code addresses or as a fill byte.

The NOP operation is not queued by the processing core and is not present in the pipeline.

Instruction Format:

Two byte Format:

18	8	7	0
F ₄	14	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: None

Operation:

<none>

NOR - Register-Register

Description:

Bitwise inclusively or two registers and place inverted result in the target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
04	h ₆	Rt	6	R	b_6	R	a_6	50ł	18	Pn₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

 $Rt = {\sim}(Ra \mid Rb)$

NOT - Logical Not

Description:

This instruction performs a logical NOT on a register and places the result in a target register. If the value in a register is non-zero then the result is zero. If the value in the register is zero then the result is one. This instruction results in either a one or zero being placed in the target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0	
24	R	t ₆	R	a_6	A7	h ₈	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = ! Ra

OR - Register-Register

Description:

Bitwise inclusively or two registers and place the result in the target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
01	h ₆	Rt	6	RI	0 ₆	R	a_6	50ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra | Rb

ORC - Or with Compliment

Description:

Bitwise inclusively or register Ra and the compliment of register Rb and place the result in the target register.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
07	h ₆	Rt	6	R	b_6	R	a_6	50l	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra | ~Rb

ORI - Register-Immediate

Description:

Bitwise inclusively or register with immediate and place the result in the target register.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	ite ₁₁₀	R	t ₆	R	a_6	54ł	٦8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra | imm

PAND - Predicate And

Description:

Bitwise and's the specified predicate register bits and places the result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
0	6	Bf	t ₆	В	0 ₆	В	a ₆	421	1 ₈	Pn ₄	Pc ₄	Ì

Clock Cycles: 1

Execution Units: All ALU's

Operation:

PANDC - Predicate And Compliment

Description:

Bitwise and's the specified predicate register bits and places the result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
6	6	Bf	t ₆	В) ₆	В	a_6	421	1 ₈	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = Pr[Ra] \& \sim Pr[Rb]$$

PEOR - Predicate Exclusive Or

Description:

Bitwise exclusive or's the specified predicate register bits and places the result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
2	6	B ⁻	t_6	В	b_6	В	a_6	421	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

PENOR - Predicate Exclusive Nor

Description:

Bitwise exclusive or's the specified predicate register bits and places the inverted result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
5	6	B ⁻	t_6	В	0 ₆	В	a_6	421	1 ₈	Pn ₄	Pc ₄	Ì

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = \sim (Pr[Ra] \land Pr[Rb])$$

PNAND - Predicate Nand

Description:

Bitwise and's the specified predicate register bits and places the inverted result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
3	6	B ⁻	t ₆	В	b_6	В	a_6	421	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = \sim (Pr[Ra] \& Pr[Rb])$$

POR - Predicate Or

Description:

Bitwise or's the specified predicate register bits and places the result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
1	6	Bf	t ₆	В	0 ₆	В	a_6	421	1 ₈	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = Pr[Ra] | Pr[Rb]$$

PORC - Predicate Or Compliment

Description:

Bitwise or's the specified predicate register bits and places the result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
7,	5	Bf	t_6	В	b_6	В	a ₆	42l	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = Pr[Ra] \mid ^Pr[Rb]$$

PNOR - Predicate Nor

Description:

Bitwise or's the specified predicate register bits and places the inverted result in a target bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
4	·6	B ⁻	t ₆	В	b_6	В	a_6	421	٦8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

$$Pr[Rt] = \sim (Pr[Ra] \mid Pr[Rb])$$

ROL - Rotate Left

Description:

Rotate register Ra left by Rb bits and place the result into register Rt. The most significant bit is shifted into the least significant bit. The rotation takes place modulo 64 of the value in register Rb (only the lower six bits of the register are used).

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
04	h ₆	Rt	·6	R	b_6	R	a_6	58ł	٦8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << Rb

ROLI - Rotate Left by Immediate

Description:

Rotate register Ra left by n bits and place the result into register Rt. The most significant bit is shifted into the least significant bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
14	h_6	Rt	6	lm	m ₆	Ra	a_6	58ł	٦8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << #n

ROR - Rotate Right

Description:

Rotate register Ra right by Rb bits and place the result into register Rt. The least significant bit is shifted into the most significant bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
05	h ₆	Rt	6	RI	0 ₆	R	a_6	58ł	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> Rb

RORI - Rotate Right by Immediate

Description:

Rotate register Ra right by n bits and place the result into register Rt. The least significant bit is shifted into the most significant bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
15	h ₆	Rt	6	lm	m ₆	R	a ₆	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> #n

RTD - Return from Debug Exception Routine

Description:

The program counter is loaded with the value contained in code address register #11 which is the DPC register. This instruction may cause the core to transition back to applications mode. It is only available while the core is in kernel mode.

Instruction Format:

Operation:

$$\label{eq:pc} \begin{split} & PC = Cr_{[11]} \\ & \text{if (StatusEXL} > 0) \text{ StatusEXL} = \text{StatusEXL} - 1 \end{split}$$

Exceptions: PRIV

RTE - Return from Exception Routine

Description:

The program counter is loaded with the value contained in code address register #13 which is the EPC register. This instruction may cause the core to transition back to applications mode. It is only available while the core is in kernel mode.

Instruction Format:

Operation:

$$\label{eq:pc} \begin{split} & PC = Cr_{[13]} \\ & \text{if (StatusEXL} > 0) \text{ StatusEXL} = \text{StatusEXL} - 1 \end{split}$$

Exceptions: PRIV

RTF - Return from Far Subroutine

Description:

Invoke the return from far subroutine trap (vector #264). This will cause the program counter and code segment to be reloaded with values prior to calling the subroutine. The information for the code segment and program counter is typically stored on the stack by a far subroutine call.

Stack Frame:

Stack Offset	Item Stored
n+5	segment acr
n+4	reserved
n+3	segment limit
n+2	segment base
n+1	code segment selector
n	program counter (return address)

Instruction Formats:

15	8	7	0
FDh ₈		Pn ₄	Pc ₄

Execution Units: All ALU's / Branch

Operation:

The exact operation performed depends on the system software.

CS = stack[n+1] PC = stack[n] SP = SP + 48

RTI - Return from Interrupt Routine

Description:

The program counter is loaded with the value contained in code address register #14 which is the IPC register. Additionally the interrupt mask is cleared to enable interrupts. This instruction will cause the core to transition back to applications mode. It is only available while the core is in kernel mode.

Instruction Format:

Operation:

$$pc = Cr_{[14]}$$

 $Flags = FlagsBackup$
 $Flags.im = 0$
 $StatusHWI = 0$

Exceptions: PRIV

RTS - Return from Subroutine

Description:

The program counter is loaded with the value contained in the specified code address register plus a zero extended four bit immediate constant. The constant may not be extended. This allows the return instruction to return a few bytes past the usual return address. This is used to allow static parameters to be passed to the subroutine in inline code.

Note that the JMP instruction may also be used to return from a subroutine. Similarly this instruction may also be used to perform a jump to one of the first sixteen addresses relative to a code address register.

Instruction Formats:

C1 Implied

Return past calling address

	23 20	19 16	15	8	7	0
ĺ	Cr ₄	Im ₄	A3h ₈		Pn ₄	Pc ₄

Execution Units: All ALU's / Branch

Operation:

$$PC = Cr_{[N]} + Imm_4$$

C1 Implied Operation:

$$PC = Cr_{[1]}$$

SB - Store Byte

Description:

An eight bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended displacement and register Ra.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg ₃	Displace	ement ₈₀	R	t ₆	Ra	a_6	901	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

 $memory[Ra+offset] = Rb_{[7..0]}$

SBX - Store Byte Indexed

Description:

An eight bit value is stored to memory from the source register Rc. The memory address is the sum of register Ra and Rb.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	?	Sc ₂	Ro	2 6	R	b_6	R		COI	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+Rb] = Rb

SC - Store Character

Description:

A sixteen bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be character aligned.

Instruction Format:

_	3937	36	28	27	22	21	16	15	8	7	0
	Sg₃	Displace	ement ₈₀	Rl	b ₆	R	a_6	91	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

 $memory[Ra+displacement] = Rb_{[15..0]}$

SCX - Store Character Indexed

Description:

A sixteen bit value is stored to memory from the source register Rc. The memory address is the sum of register Ra and scaled register Rb. The memory address must be character aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	c ₆	R	b_6	R	a_6	C1	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+Rb*scale] = Rb

SEI - Set Interrupt Mask

Description:

The interrupt mask is set, disabling maskable interrupts. This instruction is available only in kernel mode.

Instruction Format:

15	8	7	0
FBh ₈	-	Pn ₄	Pc ₄

Clock Cycles: 1

Operation:

im = 1

SH - Store Half-word

Description:

A thirty-two bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be halfword aligned.

Instruction Format:

39 37	36	28	27	22	21	16	15	8	7	0
Seg₃	Displace	ment ₈₀	R	b_6	R	a_6	921	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

 $memory[Ra + displacement] = Rb_{[31..0]}$

SHL - Shift Left

Description:

Shift register Ra left by Rb bits and place result into register Rt. A zero is shifted into the least significant bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
00	h ₆	Rt	6	Rl	b_6	R	a ₆	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << Rb

SHLI - Shift Left by Immediate

Description:

Shift register Ra left by n bits and place result into register Rt. A zero is shifted into the least significant bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
10	h ₆	Rt	·6	lm	m ₆	Ra	a_6	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << #n

SHLU - Shift Left Unsigned

Description:

Shift register Ra left by Rb bits and place the result into register Rt. A zero is shifted into the least significant bit.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	02	h ₆	Rt	6	Rl	b_6	R	a ₆	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << Rb

SHLUI - Shift Left Unsigned by Immediate

Description:

Shift register Ra left by n bits and place the result into register Rt. A zero is shifted into the least significant bit.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	12	h_6	Rt	6	lm	m ₆	R	a ₆	58ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra << #n

SHR - Shift Right

Description:

Shift register Ra right by Rb bits and place result in register Rt. The sign bit is preserved.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
01	h ₆	Rt	·6	RI	0 ₆	R	a_6	58ł	٦8	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> Rb

SHRI - Shift Right by Immediate

Description:

Shift register Ra right by n bits and place result into register Rt. The sign bit is preserved.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
11	h ₆	Rt	6	lm	m ₆	R	a_6	58ł	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> #n

SHRU - Shift Right Unsigned

Description:

Shift register Ra right by register Rb bits. A zero is shifted into the sign bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
03	h ₆	Rt	·6	R	b_6	R	a_6	58ł	٦8	Pn ₄	Pc ₄	1

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> Rb

SHRUI - Shift Right Unsigned by Immediate

Description:

Shift register Ra right by n bits and place result into register Rt. A zero is shifted into the sign bit.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
13	h ₆	Rt	6	lm	m ₆	R	a_6	581	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

Rt = Ra >> #n

SHX - Store Half-word Indexed

Description:

A thirty-two bit value is stored to memory from the source register Rb. The memory address is the sum of register Ra and scaled register Rb. The memory address must be half-word aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	R	C ₆	R	b_6	R	a_6	C2	h ₈	Pn₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+Rb] = Rb

STCMP - String Compare

Description:

This instruction compares data from the memory location addressed by Ra plus Rc to the memory location addressed by Rb plus Rc until the loop counter LC reaches zero or until a mismatch occurs. Rc acts as an index and increments or decrements by the size of the operation as the move takes place. This instruction is interruptible. The data must be in the same segment and appropriately aligned. The loop counter is set to zero when a mismatch occurs. The index of the mismatch is contained in register Rc.

Instruction Format:

_	37	34	33	28	27	22	21	16	15	8	7	0
	Sg₃	O ₃	Ro	C ₆	RI	0 ₆	Ra	a ₆	9Ah	8	Pn ₄	Pc ₄

O ₃	Assembler Mnemonic	
0	STCMP.BI	bytes incrementing
1	STCMP.CI	characters incrementing
2	STCMP.HI	half-word incrementing
3	STCMP.WI	words incrementing
4	STCMP.BD	bytes decrementing
5	STCMP.CD	characters decrementing
6	STCMP.HD	half-word decrementing
7	STCMP.WD	word decrementing

Execution Units: Memory

```
temp = 0
while LC <> 0
    mem[Rb + Rc] = mem[Ra + Rc]
    Rc = Rc +/- amt
    LC = LC - 1
```

STFND - String Find

Description:

This instruction compares data from the memory location addressed by Ra plus Rc to the data in register Rb until the loop counter LC reaches zero or until a match occurs. Rc acts as an index and increments or decrements by the size of the operation as the move takes place. This instruction is interruptible. The data must be appropriately aligned. The loop counter is set to zero when a match occurs. The index of the match is contained in register Rc.

Instruction Format:

37	34	33	28	27	22	21	16	15	8	7	0
Sg₃	O ₃	Ro	6	RI	0 ₆	Ra	3 6	9Bh	8	Pn ₄	Pc ₄

O ₃	Assembler Mnemonic	
0	STFND.BI	bytes incrementing
1	SFND.CI	characters incrementing
2	STFND.HI	half-word incrementing
3	STFND.WI	words incrementing
4	STFND.BD	bytes decrementing
5	STFND.CD	characters decrementing
6	STFND.HD	half-word decrementing
7	STFND.WD	word decrementing

Execution Units: Memory

```
temp = 0
while LC <> 0
if (mem[Ra + Rc] = Rb)
stop
Rc = Rc +/- amt
LC = LC - 1
```

STI - Store Immediate

Description:

A six bit value is zero extended to sixty-four bits and stored to memory. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be word aligned.

Instruction Format:

39 37	36	28	27	22	21	16	15	8	7	0
Seg ₃	Displace	ment ₈₀	lm	m ₆	R	a ₆	96	h ₈	Pn ₄	Pc ₄

Execution Units: All ALU's / Memory

Operation:

memory[Ra + displacement] = zero extend (Imm_[5..0])

STIX - Store Immediate Indexed

Description:

A ten bit value is zero extended to sixty-four bits and stored to memory. The memory address is the sum of register Ra and scaled register Rb. The memory address must be word aligned.

Instruction Format:

39	36	35 34	33	28	27	22	21	16	15		8	7	0
Imm	1 ₉₆	Sc_2	lmn	1- 0	RI	o ₆	R	a ₆		C6h ₈		Pn₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

 $memory[Ra + Rb * scale] = zero extend (Imm_{[9..0]})$

STMOV - String Move

Description:

This instruction moves a data from the memory location addressed by Ra plus Rc to the memory location addressed by Rb plus Rc until the loop counter LC reaches zero. Rc acts as an index and increments or decrements by the size of the operation as the move takes place. This instruction is interruptible. The data moved must be in the same segment and appropriately aligned.

Instruction Format:

37	34	33	28	27	22	21	16	15	8	7	0	
Sg₃	O ₃	Ro	C ₆	R	b_6	Ra	a_6	99h	8	Pn ₄	Pc ₄	

O ₃	Assembler Mnemonic	
0	STMOV.BI	move bytes incrementing
1	STMOV.CI	move characters incrementing
2	STMOV.HI	move half-word incrementing
3	STMOV.WI	move words incrementing
4	STMOV.BD	move bytes decrementing
5	STMOV.CD	move characters decrementing
6	STMOV.HD	move half-word decrementing
7	STMOV.WD	move word decrementing

Execution Units: Memory

```
temp = 0 while LC <> 0 mem[Rb + Rc] = mem[Ra + Rc] Rc = Rc + /- amt LC = LC - 1
```

STP - Stop / Slow Down

Description:

This instruction controls the core clock rate which affects power consumption. The immediate constant is loaded into a shift register that controls the frequency of clock pulses seen by the processor. Setting the constant to FFFFh provides the maximum clock rate. Setting the constant to zero stops the clock completely. With the clock stopped completely the core must be reset or an NMI interrupt must occur before the core will continue processing. After reset or NMI the core begins processing at a half the maximum clock rate.

Instruction Format:

31		16	15	8	7	0	
	Immediate ₁₆		F6h	18	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

 $Rt = Ra_{[31:0]}$

Typical Values For Shift Register

Value	
0000	Stop clock completely
8888	25% rate
AAAA	50% rate
EEEE	75% rate
FFFF	Full power, max clock rate

STSB - Store String Byte

Description:

This instruction stores a byte contained in register Rb to consecutive memory locations beginning at the address in Ra until the loop counter LC reaches zero. Ra is updated with by the number of bytes written. This instruction is interruptible.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
Sg₃	03	2	6	R	b_6	R	a ₆	98h	l ₈	Pn ₄	Pc ₄

Execution Units: Memory

```
temp = 0 while LC <> 0 mem[Ra] = Rb_{[7:0]} Ra = Ra + 1 LC = LC - 1
```

STSC - Store String Character

Description:

This instruction stores a character (16 bit value) to consecutive memory locations beginning at the address in Ra until the loop counter reaches zero. The memory address must be character aligned. Ra is updated by the number of bytes written. This instruction is interruptible.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
Sg_3	13	2	6	R	b_6	R	a ₆	98h	18	Pn ₄	Pc ₄

Execution Units: Memory

```
temp = 0 while LC <> 0 mem[Ra] = Rb_{[15:0]} Ra = Ra + 2 LC = LC - 1
```

STSET - String Set

Description:

This instruction stores data contained in register Rb to consecutive memory locations beginning at the address in Ra until the loop counter LC reaches zero. Ra is updated with by the number of bytes written. This instruction is interruptible. The data address must be appropriately aligned.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	Sg₃	03	~	6	RI	b ₆	Ra	a_6	98h	18	Pn ₄	Pc ₄

Execution Units: Memory

O ₃	Assembler Mnemonic	
0	STSET.BI	set bytes incrementing
1	STSET.CI	set characters incrementing
2	STSET.HI	set half-word incrementing
3	STSET.WI	set words incrementing
4	STSET.BD	set bytes decrementing
5	STSET.CD	set characters decrementing
6	STSET.HD	set half-word decrementing
7	STSET.WD	set word decrementing

STSH - Store String Half-word

Description:

This instruction stores a half-word (32 bit value) to consecutive memory locations beginning at the address in Ra until the loop counter reaches zero. The memory address must be half-word aligned. Ra is updated by the number of bytes written. This instruction is interruptible.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	Sg₃	23	~	6	R	b_6	Ra	a ₆	98h	18	Pn ₄	Pc ₄

Execution Units: Memory

```
temp = 0 while LC <> 0 mem[Ra] = Rb_{[31:0]} Ra = Ra + 4 LC = LC - 1
```

STSW - Store String Word

Description:

This instruction stores a word (64 bit value) to consecutive memory locations beginning at the address in Ra until the loop counter reaches zero. The memory address must be half-word aligned. Ra is updated by the number of bytes written. This instruction is interruptible.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
Sg₃	33	2	6	R	b_6	R	a ₆	98h	l ₈	Pn ₄	Pc ₄

Execution Units: Memory

```
temp = 0 while LC <> 0 mem[Ra] = Rb_{[63:0]} Ra = Ra + 8 LC = LC - 1
```

SUB - Register-Register

Description:

This instruction subtracts one register from another and places the result into a third register. This instruction may cause an overflow exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
01	h ₆	Rt	6	Rl	b_6	Ra	a_6	40ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra - Rb

SUBI - Register-Immediate

Description:

This instruction subtracts an immediate value from a register and places the result into a register. This instruction may cause an overflow exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immediat	e ₁₁₀	R	t ₆	R	a_6	49ł	18	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra - Imm

SUBU - Register-Register

Description:

This instruction subtracts one register from another and places the result into a third register. This instruction never causes an exception.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0	
05	h ₆	Rt	6	R	b_6	R	a_6	40ł	۱8	Pn ₄	Pc ₄	

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra - Rb

SUBUI - Register-Immediate

Description:

This instruction subtracts an immediate value from a register and places the result into a register. This instruction never causes an exception.

Instruction Format:

39	28	27	22	21	16	15	8	7	0
Immedia	ate ₁₁₀	R	t ₆	R	a ₆	4D	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

Rt = Ra - Imm

SW - Store Word

Description:

A sixty-four bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended offset and register Ra. The memory address must be word aligned.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg₃	Displacement ₈₀		Rt ₆		Ra ₆		93h ₈		Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+offset] = Rb

SWCR - Store Word and Clear Reservation

Description:

If there is a reservation present on the memory address then a sixty-four bit value is stored to memory from the source register Rs and the reservation is cleared. If there is no reservation present then memory is not updated. If the update was successful then predicate register zero is set to 'ne' status, otherwise the predicate register is set to 'eq' status. The memory address is the sum of the sign extended offset and register Ra. The memory address must be word aligned. This instruction relies on the memory system for implementation.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0	
Sg₃	Displac	ement ₈₀	R	S ₆	Ra	a_6	8Cl	1 ₈	Pn₄	Pc ₄	

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+offset] = Rb, reservation cleared

SWS - Store Word Special

Description:

A sixty-four bit value is stored to memory from the source special purpose register Spr. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be word aligned.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
Sg ₃	Displace	ment ₈₀	Sp	r ₆	R	a ₆	9E	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra + displacement] = Spr

Exceptions: DBE, DBG, TLB, LMT

SWX - Store Word Indexed

Description:

A sixty-four bit value is stored to memory from the source register Rc. The memory address is the sum of register Ra and scaled register Rb. The memory address must be word aligned.

Instruction Format:

39 37	36	3534	33	28	27	22	21	16	15	8	7	0
Seg₃	~	Sc ₂	Ro	C ₆	R	b_6	Ra	a_6	C3	h ₈	Pn₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[Ra+Rb] = Rc

Exceptions: DBE, DBG, TLB, LMT

SXB - Sign Extend Byte

Description:

This instruction sign extends a register from bit 8 to 63 and places the result in a target register.

Instruction Format:

31 2	28	27	22	21	16	15	8	7	0
C ₄		R	t_6	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

$$Rt = {56{Ra_{[7]}}}, Ra_{[7:0]}$$

SXC - Sign Extend Character

Description:

This instruction sign extends a register from bit 16 to 63 and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
D_4	R	t_6	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

$$Rt = {48{Ra}_{[15]}}}, Ra_{[15:0]}$$

SXH - Sign Extend Half-word

Description:

This instruction sign extends a register from bit 32 to 63 and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
E ₄	R	t ₆	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

$$Rt = {32{Ra_{[31]}}}, Ra_{[31:0]}$$

SYNC - Synchronization Barrier

Description:

All instructions before the SYNC command are completed before any following instructions are started. Note that this instruction has an effect even if the predicate is false; this does not affect the correct operation of the program, only performance is affected.

Instruction Format:

15	8	7	0
F7ł	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

SYS -Call system routine

Description:

This instruction calls a system function located as the sum of the offset times 16 plus code address register 12. The return address is stored in the EPC register (code address register #13). This instruction causes the core to switch to kernel mode.

Instruction Format:

31	24	23 20	19 16	15	8	7	0
Offs	et ₇₀	Ch₄	Dh ₄	A5	h ₈	Pn ₄	Pc ₄

Operation:

TLB - TLB Command

Description:

The command is executed on the TLB unit. The command results are placed in internal TLB registers which can be read or written using TLB command instruction. If the operation is a read register operation then the register value is placed into Rt. If the operation is a write register operation, then the value for the register comes from Rb. Otherwise the Rb/Rt field in the instruction is ignored.

This instruction is only available in kernel mode.

Instruction Format:

3130	29	24	23	16	15	8	7	0
~2	Rb/	'Rt ₆	Tn₄	Cmd₄	F0h	18	Pn ₄	Pc ₄

Clock Cycles: 3

Tn₄ – This field identifies which TLB register is being read or written.

Reg no.		Assembler
0	Wired	Wired
1	Index	Index
2	Random	Random
3	Page Size	PageSize
4	Virtual page	VirtPage
5	Physical page	PhysPage
7	ASID	ASID
8	Data miss address	DMA
9	Instruction miss address	IMA
10	Page Table Address	PTA
11	Page Table Control	PTC

TLB Commands

Cmd	Description	Assembler
0	No operation	
1	Probe TLB entry	TLBPB
2	Read TLB entry	TLBRD
3	Write TLB entry corresponding to random register	TLBWR
4	Write TLB entry corresponding to index register	TLBWI
5	Enable TLB	TLBEN
6	Disable TLB	TLBDIS

7	Read register	TLBRDREG
8	Write register	TLBWRREG
9	Invalidate all entries	TLBINV

Probe TLB – The TLB will be tested to see if an address translation is present.

Read TLB – The TLB entry specified in the index register will be copied to TLB holding registers.

Write Random TLB – A random TLB entry will be written into from the TLB holding registers.

Write Indexed TLB – The TLB entry specified by the index register will be written from the TLB holding registers.

Disable TLB – TLB address translation is disabled so that the physical address will match the supplied virtual address.

Enable TLB – TLB address translation is enabled. Virtual address will be translated to physical addresses using the TLB lookup tables.

The TLB will automatically update the miss address registers when a TLB miss occurs only if the registers are zero to begin with. System software must reset the registers to zero after a miss is processed. This mechanism ensures the first miss that occurs is the one that is recorded by the TLB.

PageTableAddr – This is a scratchpad register available for use to store the address of the page table.

PageTableCtrl – This is a scratchpad register available for use to store control information associated with the page table.

TST - Register Test Compare

Description:

The register test compare compares a register against the value zero and sets the predicate flags appropriately.

Instruction Format:

2322	21	16	15 12	11 8	7	0
02	R	a ₆	04	Pt ₄	Pn ₄	Pc ₄

Clock Cycles: 1

Operation:

ZXB - Zero Extend Byte

Description:

This instruction zero extends a register from bit 8 to 63 and places the result in a target register. This instruction is typically used to perform an unsigned load operation with the LVB instruction.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
C ₄	R	t_6	R	a_6	A7	h ₈	Pn ₄	Pc_4

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

 $Rt = Ra_{[7:0]}$

ZXC - Zero Extend Character

Description:

This instruction zero extends a register from bit 16 to 63 and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
D_4	R	t_6	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

 $Rt = Ra_{[15:0]}$

ZXH - Zero Extend Half-word

Description:

This instruction zero extends a register from bit 32 to 63 and places the result in a target register.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
E_4	R	t_6	R	a_6	A7	h ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: ALU #0 only

Operation:

 $Rt = Ra_{[31:0]}$

Stack Operations

Stack based operations are currently not supported. This document outlines proposed stack based instructions.

Stack based operations require en-queueing two sub-instructions in place of the stack instruction specified in program code. Logic cell requirements for the additional operations approx. 10,000 LC's.

LINK - Link Stack

Description:

The specified base pointer register Rt is pushed onto the stack, the stack pointer is loaded into register Rt and then is adjusted by the amount specified. The adjustment field of the instruction is multiplied by eight and sign extended before being applied allowing up to 128k bytes to be allocated. Note the adjustment field may not be extended with an immediate prefix. Also note the adjustment field value should be eight less than the desired value.

Instruction Format:

39 28	27	22	21	16	15	8	7	0
Adjustment ₁₁₀	R	t ₆	Adj ₂	1712	CBI	า ₈	Pn ₄	Pc ₄

Clock Cycles: 4 (one memory access)

Execution Units: All ALU's / Memory

Operation:

memory[SP-8] = Rt Rt = SP - 8 SP = SP + adjustment

PEA - Push Effective Address

Description:

An address value is calculated as the sum of the sign extended displacement and register Ra then pushed onto the stack.

Push and pop operations are unique as they enque as two instructions. This has a tendency to serialize the operation of the processor. It may improve performance in some applications to manually adjust the stack pointer, and use load / store operations instead.

Instruction Format:

3937	36	28	27	22	21	16	15	8	7	0
~3	Displace	ement ₈₀	~	, 6	Ra	a_6	C9	h ₈	Pn ₄	Pc ₄

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

SP = SP - 8 memory[SP] = Ra + displacement

POP - Pop Register

Description:

The register is popped from the stack then the stack pointer is incremented.

Push and pop operations are unique as they enque as two instructions. This has a tendency to serialize the operation of the processor. It may improve performance in some applications to manually adjust the stack pointer, and use load / store operations instead.

Instruction Format:

23	22	16	15	8	7	0
~_1	R	t ₇	CA	h ₈	Pn ₄	Pc ₄

Clock Cycles: 4 (one memory access)

Execution Units: All ALU's / Memory

Operation:

Rt = mem[r27] r27 = r27 + 8

Registers Popped:

Regno (Rt ₇)	Register Pushed
00 to 63	general register file
64 to 79	predicate registers #0 to #15
80 to 95	code address registers
96 to 111	segment registers
112	predicate register array
115	loop counter

PUSH - Push Register

Description:

The stack pointer is decremented then the register is pushed onto the stack.

Push and pop operations are unique as they enque as two instructions. This has a tendency to serialize the operation of the processor. It may improve performance in some applications to manually adjust the stack pointer, and use load / store operations instead.

Instruction Format:

23	22	16	15	8	7	0
~_1	Ra	a ₇	C8	h ₈	Pn ₄	Pc_4

Clock Cycles: 3 (one memory access)

Execution Units: All ALU's / Memory

Operation:

$$r27 = r27 - 8$$

mem[r27] = Ra

Registers Pushed:

Regno (Ra ₇)	Register Pushed
00 to 63	general register file
64 to 79	predicate registers #0 to #15
80 to 95	code address registers
96 to 111	segment registers
112	predicate register array
115	loop counter

UNLINK - Unlink Stack

Description:

The specified base pointer register Ra is loaded into the stack pointer, then register Ra is popped from the stack.

Instruction Format:

2322	21	16	15	8	7	0
~2	R	a ₆	CC	h ₈	Pn ₄	Pc ₄

Clock Cycles: 4 (one memory access)

Execution Units: All ALU's / Memory

Operation:

SP = Ra

Ra = memory[SP]

SP = SP + 8

Floating Point

Operations Supported

Only the most basic floating point operations are supported with hardware. Supported operations include addition, subtraction, multiplication, division, absolute value, integer to float and float to integer conversions. Also supported are comparison operations. There are also a number of control and status instructions.

Supported Operations:

Mnemonic	Precision	Clocks	Operation
FADD	S,D	5	addition
FSUB	S,D	5	subtraction
FMUL	S,D	5	multiplication
FDIV	S,D	29,56	division
FABS	S,D	1	absolute value
FNEG	S,D	1	negation
FTOI	S,D	2	float to integer
ITOF	S,D	2	integer to float
FSIGN	S,D	1	sign of value
FMAN	S,D	1	mantissa of value
FSTAT	ı	1	get status register
FRM	ı	1	set rounding mode
FTX	ı	1	trigger exception
TCX	-	1	clear exception
TDX	-	1	disable exception
FEX	-	1	enable exception
FCMP	S, D	1	comparison
FTST	S, D	1	test against zero

Representation

The floating point format is an IEEE-754 representation for both single and double precision. Briefly,

Double Precision Format:

63	62	61	52	51		0
S_M	S _E	Exponent			Mantissa	

Single Precision Format:

31	30	29	23	22		0
S_M	S_{E}	Expo	nent		Mantissa	

Quad Precision Format:

127	126	125 112	111 0
S_M	S _E	Exponent	Mantissa

S_M – sign of mantissa

S_E – sign of exponent

The exponent and mantissa are both represented as two's complement numbers, however the sign bit of the exponent is inverted.

S _e EEEEEEEEE	
11111111111	Maximum exponent
01111111111	exponent of zero
0000000000	Minimum exponent

The exponent ranges from -1024 to +1023 for double precision numbers

If the core is built with the 32 bit data-bus 64 bit double precision floating point is unavailable.

Floating point comparisons and tests are executed on the integer ALU. This allows a comparison operation to proceed in parallel with another floating point operation.

Performance

Generally, double precision operations are just as fast as single precision operations with the exception of the divide operation which takes multiple clock cycles.

The floating point divider uses a radix 8 division. (three bits are processed each clock cycle).

Floating Point Instruction Set

FABS - Absolute Value

Description:

This instruction takes the absolute value of a double precision floating point number contained in a general purpose register. The sign bit of the number is cleared. The precision of the number is not affected and the number is not rounded.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
54	R ⁻	t_6	Ra	a_6	77	8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FABS.S - Single Precision Absolute Value

Description:

This instruction takes the absolute value of a single precision floating point number contained in a general purpose register. The sign bit of the number is cleared.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
54	R	t_{6}	Ra	a ₆	79) ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FADD - Floating point addition

Description:

Add two double precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
8	6	Rt	·6	R	b_6	R	a_6	78l	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 5

Execution Units: All Floating Point

FADD.S - Floating Point Single Precision addition

Description:

Add two single precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
18	B ₆	Rt	·6	R	b_6	R	a_6	78l	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 5

Execution Units: All Floating Point

FCMP - Float Compare

Description:

The register compare instruction compares two registers as floating point doubles and sets the flags in the target predict register as a result. While this is a floating point operation it is executed on the integer ALU.

Instruction Format:

3128	27	22	21	16	15 12	11 8	7	0
24	Rl	b_6	R	a ₆	14	Pt ₄	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

if Ra < Rb P.lt = true else P.lt = false if mag Ra < mag Rb P.ltu = true else P.ltu = false if Ra = Rb P.eq = true else P.eq = false if unordered P.un = true else P.un = false

FCMP.S - Float Compare Single

Description:

The register compare instruction compares two registers as floating point singles and sets the flags in the target predict register as a result. While this is a floating point operation it is executed on the integer ALU.

Instruction Format:

3	128	27	22	21	16	15 12	11 8	7	0
	14	RI	b_6	R	a_6	14	Pt ₄	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

```
if Ra < Rb
          P.lt = true
else
          P.lt = false
if mag Ra < mag Rb
          P.ltu = true
else
          P.ltu = false
if Ra = Rb
          P.eq = true
else
          P.eq = false
if unordered
          P.un = true
else
          P.un = false
```

FDIV - Floating point division

Description:

Divide two double precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
Bl	า ₆	Rt	·6	Rl	b_6	R	a_6	78ł	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 56

Execution Units: All Floating Point

FDIV.S - Single Precision Floating point division

Description:

Divide two single precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

Instruction Format:

_	39	34	33	28	27	22	21	16	15	8	7	0
	1B	h ₆	Rt	6	Rl	b_6	R	a ₆	78ł	18	Pn ₄	Pc ₄

Clock Cycles: 29

Execution Units: All Floating Point

FCX - Clear Floating Point Exceptions

Description:

This instruction clears floating point exceptions. The Exceptions to clear are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
D_4	Imn	ned ₆	Ra	a_6	79	98	Pn ₄	Pc ₄

Execution Units: All Floating Point

Operation:

Bit	Exception Enabled								
0	global invalid operation clears the following:								
	- division of infinities								
	- zero divided by zero								
	 subtraction of infinities 								
	- infinity times zero								
	- NaN comparison								
	- division by zero								
1	overflow								
2	underflow								
3	divide by zero								
4	inexact operation								
5	summary exception								

FDX - Disable Floating Point Exceptions

Description:

This instruction disables floating point exceptions. The Exceptions disabled are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

Instruction Format:

31	28	27	22	21	16	15	8	7	0
F		Imm	ed_6	Ra	3 6	79) ₈	Pn ₄	Pc ₄

Execution Units: All Floating Point

Operation:

Bit	Exception Disabled
0	invalid operation
1	overflow
2	underflow
3	divide by zero
4	inexact operation
5	reserved

FEX - Enable Floating Point Exceptions

Description:

This instruction enables floating point exceptions. The Exceptions enabled are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

Instruction Format:

3	1 28	27	22	21	16	15	8	7	0
	E_4	Imm	ned ₆	Ra	a ₆	79	98	Pn ₄	Pc ₄

Execution Units: All Floating Point

Operation:

Bit	Exception Enabled
0	invalid operation
1	overflow
2	underflow
3	divide by zero
4	inexact operation
5	reserved

FTX - Trigger Floating Point Exceptions

Description:

This instruction triggers floating point exceptions. The Exceptions to trigger are identified as the bits set in the union of register Ra and an immediate field in the instruction. Either the immediate or Ra should be zero.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
C_4	Imn	ned ₆	R	a_6	79)8	Pn ₄	Pc ₄

Execution Units: All Floating Point

Operation:

Bit	Exception Enabled
0	global invalid operation
1	overflow
2	underflow
3	divide by zero
4	inexact operation
5	reserved

FMAC - Floating Point Multiply Accumulate (planned)

Description:

Multiply two floating point numbers in registers Ra and Rb add a third number from register Rc and place the result into target register Rt.

Instruction Format:

4745	44 40	39	34	33	28	27	22	21	16	15	8	7	0
~ ₃	O ₅	Rt	5	Ro	2 6	R	r) c	R	a ₆	76	h ₈	Pn ₄	Pc ₄

Clock Cycles: 10

Execution Units: All Floating Point

O ₅	Precision	Mnemonic	Operation	
8	S	FMAC.S	Rt = (Ra * Rb) + Rc	multiply accumulate
9	S	FMAS.S	Rt = (Ra * Rb) - Rc	multiply subtract
10	S	FNMAC.S	Rt = -((Ra * Rb) + Rc)	negate multiply accumulate
11	S	FNMAS.S	Rt = -((Ra * Rb) - Rc)	negate multiply subtract
16	D	FMAC	Rt = (Ra * Rb) + Rc	multiply accumulate
17	D	FMAS	Rt = (Ra * Rb) - Rc	multiply subtract
18	D	FNMAC	Rt = -((Ra * Rb) + Rc)	negate multiply accumulate
19	D	FNMAS	Rt = -((Ra * Rb) - Rc)	negate multiply subtract

FMAN - Mantissa of Number

Description:

This instruction provides the mantissa of a double precision floating point number contained in a general purpose register as a 52 bit zero extended result. The hidden bit of the floating point number remains hidden.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
74	R	t ₆	R	a_6	77	78	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FMAN.S - Mantissa of Number

Description:

This instruction provides the mantissa of a single precision floating point number contained in a general purpose register as a 23 bit zero extended result. The hidden bit of the floating point number remains hidden.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
74	R ⁻	t_{6}	Ra	a_6	79)8	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FMOV - Move Double Precision

Description:

This instruction moves one general purpose register to another. This instruction is shorter and uses one less register port than using the OR instruction to move between registers. See also the MOV instruction. This instruction currently performs the same operation as the MOV instruction.

Instruction Format:

31 28	27	22	21	16	15	8	7	0	
04	R	$t_{\scriptscriptstyle 6}$	Ra	a_6	77	78	Pn₄	Pc ₄	1

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FMOV.S - Move Single Precision

Description:

This instruction moves one general purpose register to another. This instruction is shorter and uses one less register port than using the OR instruction to move between registers. See also the MOV instruction. This instruction currently performs the same operation as the MOV instruction.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
04	F	₹t ₆	R	a ₆	79	98	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FMUL - Floating point multiplication

Description:

Multiply two double precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
Aŀ	1 ₆	Rt	6	Rl	b_6	R	a ₆	78ł	18	Pn ₄	Pc ₄

Clock Cycles: 5

FMUL.S - Single Precision Floating point multiplication

Description:

Multiply two single precision floating point numbers in registers Ra and Rb and place the result into target register Rt.

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
1A	h ₆	Rt	6	Rl	b_6	Ra	a_6	78ł	18	Pn ₄	Pc ₄

Clock Cycles: 5

FNEG - Negate Register

Description:

This instruction negates a double precision floating point number contained in a general purpose register. The sign bit of the number is inverted.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
44	R ⁻	$t_{\scriptscriptstyle 6}$	Ra	a_6	77	78	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FNEG.S - Negate Single Precision

Description:

This instruction negates a single precision floating point number contained in a general purpose register. The sign bit of the number is inverted.

Instruction Format:

_	31 28	27	22	21	16	15	8	7	0
	44	R	t_6	Ra	a_6	79) ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FRM - Set Floating Point Rounding Mode

Description:

This instruction sets the rounding mode bits in the floating point control register (FPSCR). The rounding mode bits are set to the bitwise 'or' of an immediate field in the instruction and the contents of register Ra. Either Ra or the immediate field should be zero.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
D_4	lm	m ₆	Ra	a ₆	77	78	Pn ₄	Pc ₄

Execution Units: All Floating Point

Operation:

FPSCR.RM = Ra | Immediate

FSIGN - Sign of Number

Description:

This instruction provides the sign of a double precision floating point number contained in a general purpose register as a floating point double result. The result is +1.0 if the number is positive, 0.0 if the number is zero, and -1.0 if the number is negative.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
64	R	$t_{\scriptscriptstyle 6}$	Ra	a ₆	77	7 ₈	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FSIGN.S - Single Precision Sign of Number

Description:

This instruction provides the sign of a single precision floating point number contained in a general purpose register as a floating point single result. The result is +1.0 if the number is positive, 0.0 if the number is zero, and -1.0 if the number is negative.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
64	R ⁻	$t_{\scriptscriptstyle 6}$	Ra	a_6	79	98	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All Floating Point

Operation:

Rt = Ra

FSTAT - Get Floating Point Status and Control

Description:

The floating point status and control register may be read using the FSTAT instruction. The format of the FPSCR register is outlined on the next page.

Instruction Format:

31 28	27	22	21	16	15	8	7	0
C ₄	R	$t_{\scriptscriptstyle 6}$	~	6	77	7 ₈	Pn ₄	Pc ₄

Execution Units: All Floating Point

Operation:

Rt = FPSCR

Floating Point Status And Control Register Format:

Bit		Symbol	Description
31:29	RM	rm	rounding mode (unimplemented)
28	E5	inexe	- inexact exception enable
27	E4	dbzxe	- divide by zero exception enable
26	E3	underxe	- underflow exception enable
25	E2	overxe	- overflow exception enable
24	E1	invopxe	- invalid operation exception enable
23	NS	ns	- non standard floating point indicator
Result S	tatus	·	
22		fractie	- the last instruction (arithmetic or conversion) rounded
			intermediate result (or caused a disabled overflow exception)
21	RA	rawayz	rounded away from zero (fraction incremented)
20	SC	С	denormalized, negative zero, or quiet NaN
19	SL	neg <	the result is negative (and not zero)
18	SG	pos >	the result is positive (and not zero)
17	SE	zero =	the result is zero (negative or positive)
16	SI	inf ?	the result is infinite or quiet NaN
Exception	n Occ	urrence	
15	X6	swt	{reserved} - set this bit using software to trigger an invalid
			operation
14	X5	inerx	- inexact result exception occurred (sticky)
13	X4	dbzx	- divide by zero exception occurred
12	Х3	underx	- underflow exception occurred
11	X2	overx	- overflow exception occurred
10	X1	giopx	- global invalid operation exception – set if any invalid
			operation exception has occurred
9	GX	gx	- global exception indicator – set if any enabled exception
	014		has happened
8	SX	sumx	- summary exception - set if any exception could occur if it
			was enabled
		<u> </u>	- can only be cleared by software
•		e Resoluti	
7	X1T	cvt	- attempt to convert NaN or too large to integer
6	X1T	sqrtx	- square root of non-zero negative
5	X1T	NaNCmp	- comparison of NaN not using unordered comparison
	W		instructions
4	X1T	infzero	- multiply infinity by zero
3	X1T	zerozero	- division of zero by zero
2	X1T	infdiv	- division of infinities
1	X1T	subinfx	- subtraction of infinities
0	X1T	snanx	- signaling NaN

Greyed out items are not implemented.

FSUB - Floating point subtraction

Description:

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
9	6	Rt	6	RI	b_6	Ra	a_6	78ł	18	Pn ₄	Pc ₄

Clock Cycles: 5

FSUB.S - Single Precision Floating point subtraction

Description:

Instruction Format:

39	34	33	28	27	22	21	16	15	8	7	0
19) ₆	Rt	6	RI	b_6	R	a ₆	78ł	۱8	Pn ₄	Pc ₄

Clock Cycles: 5

FTOI - Float to Integer

Description:

This instruction converts a floating point double value to an integer value.

Instruction Format:

31	28	27	22	21	16	15	8	7	0
24		R	t ₆	R	a_6	77l	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 2

FTOI.S - Single Precision Float to Integer

Description:

This instruction converts a floating point single value to an integer value.

Instruction Format:

31	28	27	22	21	16	15	8	7	0
24		R	t ₆	R	a_6	79l	1 ₈	Pn₄	Pc ₄

Clock Cycles: 2

FTST - Float Register Test Compare

Description:

The register test compare compares floating point double in a register against the value zero and sets the predicate flags appropriately. This instruction is executed on the integer ALU.

Instruction Format:

2322	21	16	15 12	11 8	7	0
22	Ra ₆		04	Pt ₄	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

FTST.S - Float Single Test Compare

Description:

The register test compare compares floating point single in a register against the value zero and sets the predicate flags appropriately. This instruction is executed on the integer ALU.

Instruction Format:

2322	21	16	15 12	11 8	7	0
12	R	a ₆	04	Pt ₄	Pn ₄	Pc ₄

Clock Cycles: 1

Execution Units: All ALU's

Operation:

ITOF - Integer to Float

Description:

This instruction converts an integer value to a double precision floating point representation.

Instruction Format:

31	28	27	22	21	16	15	8	7	0
34		R	t_6	R	a_6	77ł	1 ₈	Pn ₄	Pc ₄

Clock Cycles: 2

ITOF.S - Integer to Float Single

Description:

This instruction converts an integer value to a single precision floating point representation.

Instruction Format:

31	28	27	22	21	16	15	8	7	0
34		R	t ₆	R	a_6	79l	1 ₈	Pn₄	Pc ₄

Clock Cycles: 2

Vector Programming Model

The ISA supports up to 64 vector registers of length 64. In the proof of concept RTL code there are eight, sixteen element vector registers.

Reg no	
0	
1	
2	
3	
4	
5	
6	
7	

Vector Length (VL register)

The vector length register controls how many elements of a vector are processed.

7	6		0
0		Length ₆₀	

Vector Predicates

The ISA supports up to sixteen, sixty-four element vector predicate registers. These registers take the place of the vector mask (VM) register in other architectures. In the proof-of-concept version there is a single sixteen element vector predicate register. All vector instructions are executed conditionally based on the value in a vector predicate register.

Regno	
0	

Predicate Conditions

Cond.		Test	
0	PF	0	Always false – Instructions predicated with condition zero never
			execute regardless of the predicate register contents. This is used
			for extended immediate values as well. The false predicate byte
			for instructions is 90h.
1	PT	1	Always True – The instruction predicated with an always true
			condition always executes regardless of the predicate register
			contents. The always true predicate byte is 01h. Other true
			predicates are instruction short-forms.
2	PEQ	eq	Equal – instruction executes if the predicate register equal flag is
			set
3	PNE	!eq	Not Equal – instruction executes if the predicate register equal
			flag is clear
4	PLE	lt eq	Less or Equal – predicate less or equal flag is set
5	PGT	!(lt eq)	greater than
6	PGE	!lt	greater or equal
7	PLT	lt	less than
8	PLEU	ltu eq	unsigned less or equal
9	PGTU	!(Itu eq)	unsigned greater than
10	PGEU	!ltu	unsigned greater or equal
	POR		Ordered for floating point
11	PLTU	ltu	unsigned less than
	PUN		Unordered for floating point
12			
13	PSIG	signal	execute if external signal is true
14		-	
15			

Detailed Vector Instruction Set

VADD

Synopsis

Vector register add. Vt = Va + Vb

Description

Two vector registers (Va and Vb) are added together and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33	28	27	22	21	16	15	8	7	0
03	T ₃	Vt ₆		Vk) ₆	>	a_6	57	h ₈	Vpn₄	Pc ₄

Operation

for
$$x = 0$$
 to $VL - 1$

if
$$(VM[x]) Vt[x] = Va[x] + Vb[x]$$

T ₃		
0	Integer	
1	Float single	
2	Float double	
4	Float quad	

VADDS

Synopsis

Vector register add. Vt = Va + Rb

Description

A vector and a scalar (Va and Rb) are added together and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33 28	27 22	21 16	15 8	7	0
4 ₃	T ₃	Vt ₆	Rb ₆	Va ₆	57h ₈	Vpn ₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

if
$$(VM[x]) Vt[x] = Vb[x] + Rb$$

T ₃		
0	Integer	
1	Float single	
2	Float double	
4	Float quad	

VAND

Synopsis

Vector register bitwise and. Vt = Va & Vb

Description

Two vector registers (Va and Vb) are bitwise and'ed together and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33 2	8	27	22	21	16	15	8	7	0
03	T ₃	Vt ₆		Vk) ₆	V	a_6	52	2h ₈	Vpn₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

if
$$(VM[x]) Vt[x] = Va[x] & Vb[x]$$

T ₃		
0	Integer	

VANDS

Synopsis

Vector register bitwise and. Vt = Va & Rb

Description

A vector registers (Va) is bitwise and'ed with a scalar register and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33 28	3 2	/ //	21	16	15	8	7	0
4 ₃	T ₃	Vt ₆		Rb_6	V	a ₆	52h ₈		Vpn ₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

if
$$(VM[x]) Vt[x] = Va[x] & Rb$$

T ₃		
0	Integer	

VBITS2V

Synopsis

Convert bits to Boolean vector.

31	28	27	22	21	16	15	0	7	0
6	6	V	t ₆	R	a ₆		56 ₈	Pn₄	Pc ₄

Description

Bits from a general register are copied to the corresponding vector target register.

Operation

For
$$x = 0$$
 to [Ra]-1

$$Vt[x] = Ra[x]$$

VCMP

Synopsis

Vector register compare. Vt = Va? Vb

Description

Two vector registers (Va and Vb) are compared and the comparison result is placed in the target vector predicate register Vpt.

Instruction Format

3128	27	22	21	16	15 12	11 8	7	0
O_4	VI	b_6	V	a_6	14	Vpt ₄	Vpn₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

$$Vt[x] = Va[x] ? Vb[x]$$

Operation:

For each vector element

O ₄		
8	Integer	
9	Float single	
Α	float double	
С	Float Quad	

VCMPS

Synopsis

Vector register compare. Vt = Va? Rb

Description

A vector registers (Va) is compared to a scalar register (Rb) and the comparison result is placed in the target vector predicate register Vpt.

Instruction Format

39 35	3432	31	28	27	22	21	16	15	8	7	0
~ 5	T ₃	Vp	t ₄	RI	0 ₆	V	a_6	5Ch	8	Vpn₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

$$Vt[x] = Va[x] ? Vb[x]$$

Operation:

For each vector element

VEINS / VMOVSV

Synopsis

Vector element insert.

39	34	33	28	27	22	21	16	15	0	7	0
	16	V	t ₆	RI	b_6	Ra	a_6	Ē	56 ₈	Pn ₄	Pc ₄

Description

A general purpose register Rb is transferred into one element of a vector register Vt. The element to insert is identified by Ra.

Operation

Rt = Va[Ra]

VEOR

Synopsis

Vector register bitwise exclusive or. Vt = Va ^ Vb

Description

Two vector registers (Va and Vb) are exclusively or'ed together and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33	28	27	22	21	16	15	8	7	0
23	T ₃	Vt ₆		Vk) ₆	Va	a ₆	52	h ₈	Vpn ₄	Pc_4

Operation

for
$$x = 0$$
 to VL-1

$$Vt[x] = Va[x] & Vb[x]$$

T ₃		
0	Integer	

VEORS

Synopsis

Vector register bitwise exclusive or. Vt = Va ^ Rb

Description

A vector registers (Va) is exclusively or'ed with a scalar register (Rb) and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33 28	27 22	21 16	15 8	7	0
63	T ₃	Vt ₆	Rb ₆	Va ₆	52h ₈	Vpn₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

if
$$(VM[x]) Vt[x] = Va[x] & Vb[x]$$

T ₃		
0	Integer	

VDIV

Synopsis

Vector register divide. Vt = Va / Vb

Description

Two vector registers (Va and Vb) are divided and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33 2	3	27	22	21	16	15	8	7	0
1 ₃	T ₃	Vt ₆		Vb	6	Va	3 6	5Eh	8	Vpn ₄	Pc ₄

Operation

T ₃		
0	Integer	
1	Float single	
2	float double	
4	Float Quad	

VDIVS

Synopsis

Vector register divide. Vt = Va / Rb

Description

A vector register (Va) is divided by a scalar and placed in the target vector register Vt.

Instruction Format

_	39 37	36 34	33 28	27	22	21	16	15	8	7	0
	5 ₃	T ₃	Vt ₆	Vb	6	V	a_6	5Eł	18	Vpn ₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

$$Vt[x] = Va[x] / Rb$$

T ₃		
0	Integer	
1	Float single	
2	float double	
4	Float Quad	

VEX / VMOVS

Synopsis

Vector element extract.

39	34	33	28	27	22	21	16	15	0	7	0
0 ₆		Rt	·6	Va	a ₆	Ra	a_6	5	6 ₈	Pn_4	Pc ₄

Description

One element of a vector register Va is transferred to a general purpose register Rt. The element to extract is identified by Ra.

Operation

Rt = Va[Ra]

VFLT2INT

Synopsis

Vector float to integer.

Description

Elements of the vector are converted from floating point to integer.

Operation

For
$$x = 0$$
 to [Ra]-1

$$Vt[x] = (int)Va[x]$$

VINT2FLT

Synopsis

Vector float to integer.

31	28	27	22	21	16	15	8	7	0
5)	96	V	t ₆	V	a_6		56 ₈	Vpn ₄	Pc_4

Description

Elements of the vector are converted from integer to floating point.

Operation

For
$$x = 0$$
 to VL-1

LV

Synopsis

Load vector

Description:

Load a vector register from memory using register indirect.

Instruction Format:

31 29	28	27	22	21	16	15	0	7	0
Seg₃	~_1	V	't ₆	R	a ₆	E	3Dh ₈	Vpn ₄	Pc ₄

Operation

for
$$x = 0$$
 to [Ra]-1

$$Vt[x] = memory_{64}[Ra + 8 * x]$$

LVWS

Synopsis

Load vector using stride

Description:

Load a vector register from memory using register indirect with stride addressing.

Instruction Format:

39 37	36 34	33 28	27 22	21 16	15 0	7	0
Seg₃	~3	Vt ₆	Rb ₆	Ra ₆	BEh ₈	Vpn ₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

$$Vt[x] = memory_{64}[Ra+Rb * x]$$

LVX

Synopsis

Load vector

Description:

Load a vector register from memory using vector indexed addressing.

Instruction Format:

39 37	36 34	33	28	27	22	21	16	15	0	7	0
Seg₃	~3	Vt ₆		Vk		Ra	a_6		BFh ₈	Vpn ₄	Pc ₄

Operation

for x = 0 to [Ra]-1

 $Vt[x] = memory_{64}[Ra+Vb[x]]$

VMAC

Synopsis

Vector register multiply accumulate. Vt = +-(+- Va *+- Vb +- Vc)

Description

Vector registers Va and Vb are multiplied together then accumulated with vector register Vc.

The sign of Va, Vb, and Vc may be inverted. The sign of the entire result may be inverted.

Instruction Format

47 43	42 40	39	34	33	28	27	22	21	16	15	8	7	0
Sn ₅	T ₃	Vt.	5	Vo	6	V	b_6	V	a_6	5 <i>A</i>	۸h ₈	Vpn_4	Pc_4

Operation

T ₃		
0	Integer	
1	Float single	
2	float double	
4	Float Quad	

VMUL

Synopsis

Vector register add. Vt = Va * Vb

Description

Two vector registers (Va and Vb) are multiplied together and placed in the target vector register Vt.

Instruction Format

_	39 37	36 34	33 2	8	27	22	21	16	15	8	7	0
	03	T ₃	Vt ₆		Vk	o ₆	V	a_6	5E	h ₈	Vpn₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

if
$$(VM[x]) Vt[x] = Va[x] * Vb[x]$$

T ₃		
0	Integer	
1	Float single	
2	float double	
4	Float Quad	

VMULS

Synopsis

Vector register add. Vt = Va * Rb

Description

A vector register (Va) is multiplied by a scalar register (Rb) and placed in the target vector register Vt.

Instruction Format

_	39 37	36 34	33 28	3	27	22	21	16	15	8	7	0
	4 ₃	T ₃	Vt ₆		Rk) ₆	V	a_6	5E	h ₈	Vpn₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

if
$$(VM[x]) Vt[x] = Va[x] * Rb$$

T ₃		
0	Integer	
1	Float single	
2	float double	
4	Float Quad	

VOR

Synopsis

Vector register bitwise or. Vt = Va | Vb

Description

Two vector registers (Va and Vb) are or'ed together and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33 28	27 22	21 16	15 8	7	0
13	T ₃	Vt ₆	Vb ₆	Va ₆	52h ₈	Vpn ₄	Pc_4

Operation

for
$$x = 01$$
 to VL-1

$$Vt[x] = Va[x] | Vb[x]$$

T ₃		
0	Integer	

VORS

Synopsis

Vector register bitwise or. Vt = Va | Rb

Description

A vector register (Va) is or'ed with a scalar register (Rb) and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33 28	27 22	21 16	15 8	7	0
53	T ₃	Vt ₆	Rb ₆	Va ₆	52h ₈	Vpn ₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

$$Vt[x] = Va[x] | Rb$$

T ₃		
0	Integer	

VREC

Synopsis

Vector reciprocal. Vt = 1/Va

Description

The reciprocal of a vector (Va) is calculated placed in the target vector register Vt.

Instruction Format

31	28	27	22	21	16	15	0	7	0
6	6	V	t_{6}	V	a ₆		56 ₈	Vpn ₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

if
$$(VM[x]) Vt[x] = 1/Va[x]$$

T ₃		
0	Integer	
1	Float single	
2	float double	
4	Float Quad	

VSHLV

Synopsis

Vector shift left.

39	34	33	28	27	22	21	16	15	0	7	0
26		Vt	- -6	Va	a_6	Ra	3 6	Ĺ	56 ₈	Pn ₄	Pc ₄

Description

Elements of the vector are transferred upwards to the next element position. Element #0 is loaded with the value zero.

Operation

For
$$x = 0$$
 to [Ra]-1

$$Vt[x+1] = Va[x]$$

$$Vt[0] = 0$$

Exceptions: none

VSHRV

Synopsis

Vector shift right.

39	34	33	28	27	22	21	16	15	0	7	0
	3 ₆	V	t ₆	V	a ₆	Ra	a_6		56 ₈	Pn ₄	Pc ₄

Description

Elements of the vector are transferred downwards to the next element position. The last is loaded with the value zero.

Operation

For
$$x = 0$$
 to [Ra]-1

$$Vt[x] = Va[x+1]$$

$$Vt[Ra-1] = 0$$

Exceptions: none

SV

Synopsis

Store vector

Description:

Store a vector register to memory using register indirect.

Instruction Format:

31 29	28	27	22	21	16	15	0	7	0
Seg₃	~_1	Vs	6	R	a_6	CI	Oh ₈	Vpn ₄	Pc ₄

Operation

for
$$x = 0$$
 to VL-1

$$memory_{64}[Rb + x * 8] = Vs[x]$$

SVWS

Synopsis

Store vector using stride

Description:

Store a vector register to memory using register indirect with stride addressing.

Instruction Format:

39	37	36 34	33	28	27	22	21	16	15		0	7	0
Se		~3	Vte	5	RI	b_6	Ra	a ₆		CEh ₈		Vpn ₄	Pc_4

Operation

for
$$x = 0$$
 to [Ra]-1

$$memory_{64}[Ra+Rb * x] = Vs[x]$$

SVX

Synopsis

Store vector

Description:

Store a vector register to memory using vector indexed addressing.

Instruction Format:

39 37	36 34	33	28	27	22	21	16	15	0	7	0
Seg ₃	~3	V	′s ₆	V	b_6	R	a ₆		CFh ₈	Vpn ₄	Pc ₄

Operation

for x = 0 to [Ra]-1

 $memory_{64}[Ra+Vb[x]] = Vs[x]$

VSUB

Synopsis

Vector register subtract. Vt = Va - Vb

Description

Two vector registers (Va and Vb) are subtracted and placed in the target vector register Vt.

Instruction Format

_	39 37	36 34	33 28	27	22	21	16	15	0	7	0
	23	T ₃	Vt ₆	V	b ₆	V	a ₆	57h	8	Vpn ₄	Pc ₄

Operation

T ₃		
0	Integer	
1	Float single	
2	float double	
4	Float Quad	

VSUBS

Synopsis

Vector register subtract. Vt = Va - Rb

Description

A scalar register is subtracted from a vector register and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33 28	27 22	21 16	15 0	7	0
5 ₃	T ₃	Vt ₆	Rb ₆	Va ₆	57h ₈	Vpn ₄	Pc ₄

Operation

for
$$x = 0$$
 to [Ra]-1

$$Vt[x] = Va[x] + Rb$$

T ₃		
0	Integer	
1	Float single	
2	float double	
4	Float Quad	

VSUBRS

Synopsis

Vector register subtract. Vt = Rb - Va

Description

A vector register is subtracted from a scalar register and placed in the target vector register Vt.

Instruction Format

39 37	36 34	33 28	27 22	21 16	15 0	7	0
63	T ₃	Vt ₆	Rb ₆	Va ₆	57h ₈	Vpn ₄	Pc ₄

Operation

for
$$x = 0$$
 to [Ra]-1

$$Vt[x] = Va[x] + Rb$$

T ₃		
0	Integer	
1	Float single	
2	float double	
4	Float Quad	

V2BITS

Synopsis

Convert Boolean vector to bits.

39	34	33	28	27	22	21	16	15	0	7	0
6	6	R	t ₆	V	a ₆	Ra	a_6	!	56 ₈	Vpn ₄	Pc ₄

Description

The least significant bit of each vector element is copied to the corresponding bit in the target register.

Operation

For
$$x = 0$$
 to VL-1

$$Rt[x] = Va[x].LSB$$

Exceptions: none

Notes:

The register tag associated with a vector register contains both the element number and vector register number. The vector element being processed needs to be uniquely identified in the processor's pipeline. With a large number of vector registers and a large number of elements the tag becomes quite large. The current core has 8 vector registers with sixteen elements each. This is to keep the tag within seven bits. The core ends up needing to process an eight bit register tag in order to handle all the registers.

Use of vector instructions serializes the core's queuing of instructions. A separate instruction is queued for each element of the vector. This is done by stalling the instruction queued indicator until instructions for all the elements have been queued. In order to queue the vector instruction, queuing an element isn't complete until the length is known. The length is in special register VL. If this register is valid the instruction will queue right away, otherwise it will be delayed until VL (argument a1) becomes valid. Once a1 becomes valid a new instruction should enqueue every clock cycle.

Opcode Map

	x0	x1	x2	х3	х4	х5	х6	х7	x8	x9	хA	хВ	хC	хD	хE	хF
0x	TST / FTST	/ FSTST														
1x	CMP / FCN	MP / FSCMP														
2x	CMPI															
3x	BR															
4x	{RR}	{R}	{P}			CHKI	BITI	ADDUI	ADDI	SUBI	MULI	DIVI	ADDUI	SUBUI	MULUI	DIVUI
5x	{logic}	MLO	{VLOG}	ANDI	ORI	EORI	{VR}	{VAdd }	{shift}		VMAC	MODI	VCMPS	CHKXI	{VMUL}	MODUI
6x											LLA	_2ADD UI	_4ADD UI	_8ADD UI	_16ADD UI	LDI
7x	JGR		MUX				{FMAC}	{double r}	{float rr}	{single r}						
8x	LB	LBU	LC	LCU	LH	LHU	LW	LFS	LFD			LVWAR	SWCR	JSRI	LWS	LCL
9x	SB	SC	SH	SW	SFS	SFD	STI	CAS	STSET	STMOV	STCMP	STFND		LDIS	SWS	CACHE
Ax	JSR	JSR	JSR	RTS	LOOP	SYS	INT	{R}	MFSPR	MTSPR	{bitfld}	MOVS	LVB	LVC	LVH	LVW
Bx	LBX	LBUX	LCX	LCUX	LHX	LHUX	LWX	JSRIX	LLAX					LV	LVWS	LVX
Сх	SBX	SCX	SHX	SWX	SFSX	SFDX	STIX	INC	PUSH	PEA	POP	LINK	UNLINK	SV	SVWS	SVX
Dx							LW									
Ex																
Fx	{TLB}	NOP	RTS	RTE	RTI	{BCD}	STP	SYNC	MEMSB	MEMDB	CLI	SEI	RTD	RTF	JSF	IMM

40 - {RR} Opcodes –Func₆

	х0	x1	x2	х3	х4	x5	х6	х7	x8	x9	хА	хB	хC	хD	хE	хF
0x	ADD	SUB	MUL	DIV	ADDU	SUBU	MULU	DIVU	2ADDU	4ADDU	8ADDU	16ADDU				
1x	MIN	MAX	SQRT	MOD	CHKX	CHK		MODU								
2x																
3x																

50 - {logic} Opcodes – Func₆

	х0	x1	x2	х3	х4	x5	х6	х7	x8	x9	хA	хВ	хC	хD	хE	хF
0x	AND	OR	EOR	NAND	NOR	ENOR	ANDC	ORC								
1x																
2x																
3x																

F5 {BCD} Opcodes – Func₆

		x0	x1	x2	х3	х4	х5	х6	х7	х8	x9	хА	хВ	хC	хD	хE	хF
(Эх	BCDADD	BCDSUB	BCDMUL													

78 - {float -rr} Opcodes -Func₆

	х0	x1	x2	х3	х4	x5	х6	х7	х8	x9	хА	хB	хС	хD	хE	хF
0x								FCMP	FADD	FSUB	FMUL	FDIV				
1x								FCMPS	FADDS	FSUBS	FMULS	FDIVS				
2x																
3x																

77 - Double {R} Opcodes - Func₄

		х0	x1	x2	х3	x4	x5	х6	x7	x8	x9	хA	хB	хС	хD	хE	хF
(ΣC	FMOV		FTOI	ITOF	FNEG	FABS	FSIGN	FMAN	FNABS				FSTAT	FRM		

79 - Single {R} Opcodes – Func₄

		х0	x1	x2	х3	х4	x5	х6	x7	x8	x9	хA	хB	хC	хD	хE	хF
Ī	0x	FMOVS		FTOIS	ITOFS	FNEGS	FABSS	FSIGNS	FMANS	FNABSS				FTX	FCX	FEX	FDX

A7 {R} Opcodes – Func₄

Ī		x0	x1	x2	х3	x4	x5	х6	x7	x8	x9	хA	хB	хC	хD	хE	хF
	0x	MOV	NEG	NOT	ABS	SGN	CNTLZ	CNTLO	CNTPOP	SXB	SXC	SXH	СОМ	ZXB	ZXC	ZXH	

41 {R} Opcodes – Func₄

	x0	x1	x2	х3	x4	x5	х6	х7	x8	x9	хA	хВ	хC	хD	хE	хF
0x	CPUID	REDOR	REDAND	PAR												

42 - {Predicate Logic} Opcodes - Func₆

	х0	x1	x2	х3	х4	x5	х6	х7	х8	x9	хА	хВ	хС	хD	хE	хF
0x	PAND	POR	PEOR	PNAND	PNOR	PENOR	PANDC	PORC								
1x																
2x																
3x																

52 {VLog} Opcodes – Func₃

	x0	x1	x2	х3	х4	x5	х6	х7
0x	VAND	VOR	VEOR		VANDS	VORS	VEORS	

57 {VAdd} Opcodes – Func₃

		х0	x1	x2	х3	х4	x5	х6	x7
0>	(VADD	VSUB			VADDS	VSUBS	VSUBRS	

58 - {shift} Opcodes – Func₆

	х0	x1	x2	х3	х4	х5	х6	х7	х8	x9	хА	хВ	хС	хD	хE	хF
0x	SHL	SHR	SHLU	SHRU	ROL	ROR										
1x	SHLI	SHRI	SHLUI	SHRUI	ROLI	RORI										
2x																
3x																

AA {Bitfield} Opcodes – Func₄

	x0	x1	x2	х3	х4	x5	х6	х7	х8	x9	хA	хВ	хC	хD	хE	хF
0x	BFINS	BFSET	BFCLR	BFCHG	BFEXTU	BFEXT	BFINSI									