Thor Guide

This document contains information pertaining to the Thor processor including the instruction set and formats and softcore interfacing.

2015

robfinch@Finitron.ca

Finitron

1/1/2015

Table of Contents

[Overview 6](#_Toc436319062)

[Design Objectives 6](#_Toc436319063)

[Programming Model 7](#_Toc436319064)

[General Registers 7](#_Toc436319065)

[Predicates 9](#_Toc436319066)

[Predicate Conditions 9](#_Toc436319067)

[Compiler Usage 10](#_Toc436319068)

[Status Register (SR) 11](#_Toc436319069)

[Segmentation 12](#_Toc436319070)

[Software Support 12](#_Toc436319071)

[Address Formation: 12](#_Toc436319072)

[Selecting a segment register 12](#_Toc436319073)

[Non-Segmented Code Area 12](#_Toc436319074)

[Changing the Code Segment 12](#_Toc436319075)

[Segment Usage Conventions 13](#_Toc436319076)

[Power-up State 13](#_Toc436319077)

[TLB 14](#_Toc436319078)

[TLB Registers 16](#_Toc436319079)

[TLBWired (#0h) 16](#_Toc436319080)

[TLBIndex (#1h) 16](#_Toc436319081)

[TLBRandom (#2h) 16](#_Toc436319082)

[TLBPageSize (#3h) 16](#_Toc436319083)

[TLBPhysPage (#5h) 16](#_Toc436319084)

[TLBVirtPage (#4h) 17](#_Toc436319085)

[TLBASID (#7h) 17](#_Toc436319086)

[Vectors 18](#_Toc436319087)

[Vector table: 18](#_Toc436319088)

[Hardware Ports 19](#_Toc436319089)

[Instruction Formats 20](#_Toc436319090)

[RR - Register-Register 20](#_Toc436319091)

[RI - Register-Immediate 20](#_Toc436319092)

[CMP Register-Register Compare 20](#_Toc436319093)

[CMPI Register-Immediate Compare 20](#_Toc436319094)

[TST - Register Test Compare 20](#_Toc436319095)

[CTRL- Control 20](#_Toc436319096)

[BR - Relative Branch 20](#_Toc436319097)

[BRK/NOP 20](#_Toc436319098)

[JSR - Jump To Subroutine 20](#_Toc436319099)

[Instruction Set 22](#_Toc436319100)

[2ADDU - Register-Register 22](#_Toc436319101)

[2ADDUI - Register-Immediate 23](#_Toc436319102)

[4ADDU - Register-Register 24](#_Toc436319103)

[4ADDUI - Register-Immediate 25](#_Toc436319104)

[8ADDU - Register-Register 26](#_Toc436319105)

[8ADDUI - Register-Register 27](#_Toc436319106)

[16ADDU - Register-Register 28](#_Toc436319107)

[16ADDUI - Register-Register 29](#_Toc436319108)

[ADD - Register-Register 30](#_Toc436319109)

[ADDI - Register-Immediate 31](#_Toc436319110)

[ADDU - Register-Register 32](#_Toc436319111)

[ADDUI - Register-Immediate 33](#_Toc436319112)

[AND - Register-Register 34](#_Toc436319113)

[ANDI - Register-Immediate 35](#_Toc436319114)

[BCDADD - Register-Register 36](#_Toc436319115)

[BCDMUL - Register-Register 37](#_Toc436319116)

[BCDSUB - Register-Register 38](#_Toc436319117)

[BFCHG – Bitfield Change 39](#_Toc436319118)

[BFCLR – Bitfield Clear 40](#_Toc436319119)

[BFEXT – Bitfield Extract 41](#_Toc436319120)

[BFEXTU – Bitfield Extract Unsigned 42](#_Toc436319121)

[BFINS – Bitfield Insert 43](#_Toc436319122)

[BFSET – Bitfield Set 44](#_Toc436319123)

[BR - Relative Branch 45](#_Toc436319124)

[BRK –Break 46](#_Toc436319125)

[BSR - Branch to Subroutine 47](#_Toc436319126)

[CAS – Compare And Swap 48](#_Toc436319127)

[CLI – Clear Interrupt Mask 49](#_Toc436319128)

[CMP Register-Register Compare 50](#_Toc436319129)

[CMPI Register-Immediate Compare 51](#_Toc436319130)

[EOR - Register-Register 52](#_Toc436319131)

[EORI - Register-Immediate 53](#_Toc436319132)

[FADD – Floating point addition 54](#_Toc436319133)

[FCMP Float Register-Register Compare 55](#_Toc436319134)

[FSUB – Floating point subtraction 56](#_Toc436319135)

[FTOI – Float To Integer 57](#_Toc436319136)

[FTST – Float Register Test Compare 58](#_Toc436319137)

[IMM64,IMM56,IMM48,IMM40,IMM32,IMM24,IMM16 59](#_Toc436319138)

[Immediate Extensions 59](#_Toc436319139)

[INT –Interrupt 60](#_Toc436319140)

[ITOF – Integer to Float 61](#_Toc436319141)

[JMP - Jump To Address 62](#_Toc436319142)

[JSR - Jump To Subroutine Instruction 63](#_Toc436319143)

[LB – Load Byte 64](#_Toc436319144)

[LBX – Load Byte Indexed 64](#_Toc436319145)

[LBU – Load Byte Unsigned 65](#_Toc436319146)

[LBUX – Load Byte Unsigned Indexed 66](#_Toc436319147)

[LC – Load Character 68](#_Toc436319148)

[LCX – Load Character Indexed 68](#_Toc436319149)

[LCU – Load Character Unsigned 69](#_Toc436319150)

[LCUX – Load Character Indexed 70](#_Toc436319151)

[LDI - Load-Immediate 72](#_Toc436319152)

[LDIS - Load-Immediate Special 73](#_Toc436319153)

[LDIT10 - Load-Immediate Top Ten **Error! Bookmark not defined.**](#_Toc436319154)

[LEA – Load Effective Address 74](#_Toc436319155)

[LH – Load Half-Word 75](#_Toc436319156)

[LHX – Load Half-word Indexed 75](#_Toc436319157)

[LHU – Load Half-word Unsigned 77](#_Toc436319158)

[LHUX – Load Half-word Unsigned Indexed 78](#_Toc436319159)

[LOOP – Loop Branch 80](#_Toc436319160)

[LVB – Load Volatile Byte 81](#_Toc436319161)

[LVC – Load Volatile Character 81](#_Toc436319162)

[LVH – Load Volatile Half-word 81](#_Toc436319163)

[LVW – Load Volatile Word 82](#_Toc436319164)

[LW – Load Word 83](#_Toc436319165)

[LWS – Load Word Special 84](#_Toc436319166)

[LWX – Load Word Indexed 85](#_Toc436319167)

[MEMDB – Memory Data Barrier 86](#_Toc436319168)

[MEMSB – Memory Synchronization Barrier 87](#_Toc436319169)

[MFSPR – Special Register-Register 88](#_Toc436319170)

[MOV - Register-Register 89](#_Toc436319171)

[MOVS – Move Special Register- Special Register 90](#_Toc436319172)

[MTSPR –Register-Special Register 91](#_Toc436319173)

[MUX – Multiplex 92](#_Toc436319174)

[NEG - Negate Register 95](#_Toc436319175)

[NOP – No Operation 96](#_Toc436319176)

[OR - Register-Register 98](#_Toc436319177)

[ORI - Register-Immediate 99](#_Toc436319178)

[ROL – Rotate Left 100](#_Toc436319179)

[ROLI – Rotate Left by Immediate 101](#_Toc436319180)

[ROR – Rotate Right 102](#_Toc436319181)

[RORI – Rotate Right by Immediate 103](#_Toc436319182)

[RTE – Return From Exception Routine 104](#_Toc436319183)

[*Description* 104](#_Toc436319184)

[RTI – Return From Interrupt Routine 105](#_Toc436319185)

[RTS – Return from Subroutine 106](#_Toc436319186)

[SB – Store Byte 107](#_Toc436319187)

[SBX – Store Byte Indexed 108](#_Toc436319188)

[SC – Store Character 109](#_Toc436319189)

[SCX – Store Character Indexed 110](#_Toc436319190)

[SEI – Set Interrupt Mask 111](#_Toc436319191)

[SH – Store Half-word 112](#_Toc436319192)

[SHL – Shift Left 113](#_Toc436319193)

[SHLI – Shift Left by Immediate 114](#_Toc436319194)

[SHLU – Shift Left Unsigned 115](#_Toc436319195)

[SHLUI – Shift Left Unsigned by Immediate 116](#_Toc436319196)

[SHR – Shift Right 117](#_Toc436319197)

[SHRI – Shift Right by Immediate 118](#_Toc436319198)

[SHRU – Shift Right Unsigned 119](#_Toc436319199)

[SHRUI – Shift Right Unsigned by Immediate 120](#_Toc436319200)

[SHX – Store Half-word Indexed 121](#_Toc436319201)

[STI – Store Immediate 122](#_Toc436319202)

[STSB – Store String Byte 124](#_Toc436319203)

[STSW – Store String Word 124](#_Toc436319204)

[SUB - Register-Register 125](#_Toc436319205)

[SUBI - Register-Immediate 126](#_Toc436319206)

[SUBU - Register-Register 127](#_Toc436319207)

[SUBUI - Register-Immediate 128](#_Toc436319208)

[SW – Store Word 129](#_Toc436319209)

[SWS – Store Word Special 130](#_Toc436319210)

[SWX – Store Word Indexed 131](#_Toc436319211)

[SYS –Call system routine 132](#_Toc436319212)

[TLB – TLB Command 133](#_Toc436319213)

[TST - Register Test Compare 135](#_Toc436319214)

[Opcode Map 135](#_Toc436319215)

# Overview

Thor is a powerful 64 bit superscalar processor that represents a generational refinement of processor architecture. The processor contains 64, 64 bit general purpose integer registers. Thor uses variable length instructions varying between one and eight bytes in length and handles 8, 16, 32, and 64 bit data within a 64 bit address space.

## Design Objectives

This processor is somewhat pedantic in nature and targeted towards high performance operation as a general purpose processor. Following are some of the criteria that were used on which to base the design.

|  |
| --- |
| * Designed for Superscalar operation - the ability to execute more than one instruction at a time. To achieve high performance it is generally accepted that a processor must be able to execute more than a single instruction in any given clock cycle. |
| * Simplicity - architectural simplicity leads to a design that is easy to implement resulting in reliability and assured correctness along with easy implementation of supporting tools such as compilers. Simplicity also makes it easier to obtain high performance and results in lower overall cost. |
| * Extensibility - the design must be extensible so that features not present in the first release can easily be added at a later date. |
| * Low Cost |

This design meets the above objectives in the following ways. The instruction set has been designed to minimize the interactions between instructions, allowing instructions to be executed as independent units for superscalar operation. There are a sufficient number of registers to allow the compiler to schedule parallel processing of code. A reasonably large general purpose register set is available making the design reasonably compatible with many existing compilers and assemblers. Where needed, additional specialized instructions have been added to the processor to support a sophisticated operating system and interrupt management.

# Programming Model

## General Registers

There are 64 general purpose registers. General purpose registers are 64 bits wide. The general registers may hold integer or floating point values.

Register #0 is always zero.

|  |  |  |
| --- | --- | --- |
|  |  |  |
| r0 | always zero |  |
| r1 | return value |  |
| r2 | return value |  |
| r3 |  |  |
| r4 |  |  |
| r5 |  |  |
| r6 |  |  |
| r7 |  |  |
| r8 |  |  |
| r9 |  |  |
| r10 |  |  |
| r11 |  |  |
| r12 |  |  |
| r13 |  |  |
| r14 |  |  |
| r15 |  |  |
| r16 |  |  |
| r17 |  |  |
| r18 |  |  |
| r19 |  |  |
| r20 |  |  |
| r21 |  |  |
| r22 |  |  |
| r23 |  |  |
| r24 |  |  |
| r26 | Base Pointer |  |
| r27 | User Stack Pointer |  |
| r28 | Accessible only in kernel mode |  |
| r29 |  |  |
| r30 |  |  |
| r31 |  |  |
| r32/F0 | Floating point |  |
| … |  |  |
| r63/F31 |  |  |

## Code Address Registers

The processor contains sixteen code address registers (C0-C15). Several of the registers are reserved for predefined purposes. A code address register is used in the formation and storage of code addresses.

|  |  |  |
| --- | --- | --- |
| Reg # |  | Usage |
| 0 | Always Zero | Absolute address formation |
| 1 |  | Subroutine return address |
| 2 |  | This register is available for general use. |
| 3 |  | This register is available for general use. |
| 4 |  | This register is available for general use. |
| 5 |  | This register is available for general use. |
| 6 |  | This register is available for general use. |
| 7 |  | This register is available for general use. |
| 8 |  | This register is available for general use. |
| 9 |  |  |
| 10 |  |  |
| 11 | Catch Link Register | Used by the compiler to link to try/catch handlers. |
| 12 | Exception Table Pointer | This register points to the exception table in memory. |
| 13 | Exceptioned PC | This register is set when an exception occurs |
| 14 | Interrupted PC | This register is automatically set during a hardware interrupt |
| 15 | Program Counter | Relative address formation. |
|  |  |  |

Code address registers may be used to point to a block of code from which the JSR instruction can index into with its 24 bit offset. For instance a register may contain a pointer to a class method jump list; the JSR instruction can then index into this list in order to invoke a method.

The program counter register is read-only. The program counter cannot be modified by moving a value to this register.

## Predicates

The processor features predicated execution of all instructions. Whether or not an instruction is executed depends on the contents of a predicate register and the predicate condition specified in the predicate byte. There are 16 predicate registers each of which hold three flags. These flags are set as the result of a compare operation. The flags represent equality (eq) signed less than (lt) and unsigned less than (ltu).

|  |  |  |  |
| --- | --- | --- | --- |
| 3 | 2 | 1 | 0 |
| ~ | ltu | lt | eq |

All instructions are executed conditionally determined by the value of a predicate register. The special predicate 00 executes the break vector.

### Predicate Conditions

|  |  |  |  |
| --- | --- | --- | --- |
| Cond. |  | Test |  |
| 0 | PF | 0 | Always false – Instructions predicated with condition zero never execute regardless of the predicate register contents. This is used for extended immediate values as well. The false predicate byte for instructions is 90h. |
| 1 | PT | 1 | Always True – The instruction predicated with an always true condition always executes regardless of the predicate register contents. The always true predicate byte is 01h. Other true predicates are instruction short-forms. |
| 2 | PEQ | eq | Equal – instruction executes if the predicate register equal flag is set |
| 3 | PNE | !eq | Not Equal – instruction executes if the predicate register equal flag is clear |
| 4 | PLE | lt|eq | Less or Equal – predicate less or equal flag is set |
| 5 | PGT | !(lt|eq) | greater than |
| 6 | PGE | !lt | greater or equal |
| 7 | PLT | lt | less than |
| 8 | PLEU | ltu|eq | unsigned less or equal |
| 9 | PGTU | !(ltu|eq) | unsigned greater than |
| 10 | PGEU  POR | !ltu | unsigned greater or equal  Ordered for floating point |
| 11 | PLTU  PUN | ltu | unsigned less than  Unordered for floating point |
| 12 |  |  |  |
| 13 | PSIG | signal | execute if external signal is true |
| 14 |  |  |  |
| 15 |  |  |  |

### Compiler Usage

The compiler uses predicate register #15 to conditionally move TRUE / FALSE values to a register when evaluating a logical operation.

Predicate registers beginning with P0 and incrementing are applied for use as the control flow nesting level increases. The compiler does not support control flow nesting more than 14 levels in a single subroutine. Predicate registers beginning with P14 and decrementing are used in the evaluation of the hook operator. Care must be taken such that the number of predicate registers in use does not exceed the number available.

|  |  |  |
| --- | --- | --- |
| Pred. | Usage |  |
| P0 | control flow level 0 |  |
| P1 | control flow nesting level 1 |  |
| P2 | control flow nesting level 2 |  |
| … |  |  |
| Pn | control flow nesting level n (n not to exceed 14) |  |
| … |  |  |
| P12 | third hook operator in an expression |  |
| P13 | second hook operator in an expression |  |
| P14 | first hook operator in an expression |  |
| P15 | conditionally moves TRUE/FALSE for logical expressions |  |

## Status Register (SR)

This register contains bits that control the overall operation of the processor or reflect the processor’s state. Bits are included for interrupt masking, and system / application mode indicator. This register is split into two halves with both halves having the same format. The lower half of the register is what determines how the processor works. The upper half of the register maintains a backup copy of the lower half for interrupt processing. There are instructions provided for manipulating the interrupt mask.

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 31..16 | 15 | 14 | 13 | 12 | 11..8 | 7..0 |
| same format as 15..0 | Interrupt Mask | Reserved | Kernel / Application Mode Indicator | Float Except. Enable |  |  |
|  | IM | ~ | S | FXE |  |  |

 The Kernel / Application Mode indicator is read-only.

IM = interrupt mask

Maskable interrupts are disabled when this bit is set.

# Segmentation

The processor contains sixteen segment registers. The upper nibble of an address (bits 60 to 63) identifies which segment register to use during address formation for data addresses. For code addresses segment register #15 is always used.

* If segmentation is not desired then segmentation can effectively be ignored by setting all the segment registers to zero. The processor can also be built without segmentation by commenting out the ‘SEGMENTATION’ definition.

## Software Support

Segment registers may only be transferred to or from one of the general purpose registers. The mtspr and mfspr instructions can be used to perform the move.

## Address Formation:

Non-segmented address bits 0 to 11 pass through the segmentation module unchanged. Address bits 59 to 12 are added to the contents of the segment register to form the final segmented address. Note that there is no shift associated with the segment addition. Future implementations of the processor may include additional low order address bits in the segment register in order to allow a finer grain for memory page / paragraph size.

|  |  |
| --- | --- |
| Address[59:12] | Address[11:0] |
| + | + |
| Segment register value[63:12] | 00012 |
| = | |
| Segmented address[63:0] | |

## Selecting a segment register

The upper nybble of an address (bits 60 to 63) identifies which segment register to use. This selection applies to data addresses only. Code addresses always use segment register #15 – the code segment.

## Non-Segmented Code Area

The address range defined as 64’hFxxxxxxxxxxxxxxx (the top nibble is ‘F’) is a non-segmented code area. This area allows the operating system to work without paying attention to the code segment. Interrupt and exception vectors should vector into the non-segmented code area. The only way to change the code segment is by transferring to the operating system via a sys call instruction.

## Changing the Code Segment

The only way to change the code segment is by transferring to the operating system via a sys call instruction. The operating system, while operating in the non-segmented code area, can alter the code segment without causing a transfer of control. The operating system establishes the code segment for a task while running in the non-segmented code area.

## Segment Usage Conventions

Segment register #15 is the code segment (CS) register. All program counter addresses are formed with the code segment register unless the upper nibble of the address is ‘F’ in which case the code segment is ignored.

Segment register #14 is the stack segment (SS) register by convention. Segment register #1 is the data segment (DS) by convention.

Segment register #13 is the volatile data segment (VDS). Addresses formed using this segment register bypass the data cache.

## Power-up State

On reset the value in the segment registers are undefined. Note that the processor begins executing instructions out of the non-segmented code area as the reset address is 64’hFFFFFFFFFFFFFFF0. One of the first tasks of the boot program would be to initialize the segment registers to known values. The segment register must be setup to perform data accesses properly.

#### Segment Registers

|  |  |  |  |
| --- | --- | --- | --- |
| Num |  | Long name | Comment |
| 0 | ZS | zero (NULL) segment | by convention contains zero |
| 1 | DS | data segment | by convention – default for loads/stores |
| 2 | ES | extra segment | by convention |
| 3 | FS |  |  |
| 4 | GS |  |  |
| 5 | HS |  |  |
| 6 | SS | Stack segment | default for stack load/stores |
| 7 | CS | Code segment | always used for code addressing |

**Instruction Formats:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| CS: | DS: | SS: | ES: | FS: | GS: |
| A0 | B0 | C0 | D0 | E0 | F0 |

# TLB

The processor uses a 64 entry TLB (translation look-aside buffer) in order to support virtual memory. The TLB supports variable page sizes from 4kB to 1MB. The TLB is organized as an eight-way eight-set cache.

The TLB is updated by first placing values into the TLB holding registers using the TLB instruction, then issuing a TLB write command using the TLB command instruction.

Address translations will not take place until the TLB is enabled. An enable TLB command must be issued using the TLB command instruction.

TLB Entries:

C2..0

G

D

V

ASID7...0

Virtual Page51...0

Physical Page51...0

G = Global

The global bit marks the TLB entry as a global address translation where the ASID field is not used to match addresses.

ASID = address space identifier

The ASID field in the TLB entry must match the processor’s current ASID value in order for the translation to be considered valid, unless the G bit is set. If the G bit is set in the TLB entry, then the ASID field is ignored during the address comparison.

C = cachability bits

If the cachability bits are set to 001b then the page is uncached, otherwise the page is cached.

D = dirty bit

The dirty bit is set by hardware when a write occurs to the virtual memory page identified by the TLB entry.

V = valid bit

This bit must be set in order for the address translation to be considered valid. The entire TLB may be invalidated using the invalidate all command.

## TLB Registers

### TLBWired (#0h)

This register limits random updates to the TLB to a subset of the available number of ways. TLB ways below the value specified in the Wired register will not be updated randomly.

### TLBIndex (#1h)

This register contains the entry number of the TLB entry to be read from or written to.

### TLBRandom (#2h)

This register contains a random three bit value used to update a random TLB entry during a TLB write operation.

### TLBPageSize (#3h)

The TLBPageSize register controls which address bits are significant during a TLB lookup.

|  |  |  |
| --- | --- | --- |
| N | Page Size |  |
| 0 | 4KiB |  |
| 1 | 16kiB |  |
| 2 | 64kiB |  |
| 3 | 256kiB |  |
| 4 | 1MiB |  |
|  |  |  |
|  |  |  |

### TLBPhysPage (#5h)

The TLBPhysPage register is a holding register that contains the page number for an associated virtual address. This register is transferred to or from the TLB by TLB instructions.

|  |
| --- |
| 63 0 |
| Physical Page Number |

### TLBVirtPage (#4h)

The TLBVirtPage register is a holding register that contains the page number for an associated physical address. This register is transferred to or from the TLB by TLB instructions.

|  |
| --- |
| 63 0 |
| Virtual Page Number |

### TLBASID (#7h)

The TLBASID register is a holding register that contains the address space identifier (ASID) , valid, dirty, global, and cachability bits associated with a TLB entry. This register is transferred to or from the TLB by TLB instructions.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 63 16 | 15 8 | 6 4 | 2 | 1 | 0 |
| ----- | ASID | C | G | D | V |

# Vectors

The processor vectors to $FFFFFFFFFFFFFFF0 on a reset. All other vectoring is done through a vector table. The vector table allows for 256 entries. The vector table base address is established by code address register C12. During an external IRQ the processor looks at a vector number bus to determine the vector to use for the IRQ. This vector number may be hard-coded in which case all IRQ’s will be vectored to the same location. The address vectored to is the sum of C12 and an offset supplied in the instruction multiplied by sixteen. The contents of C12 are undefined at reset; this register must be loaded before interrupts can be processed.

### Vector table:

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Vector Number | Usage / Description | |  |  |
| 0 | BREAK instruction vector | |  |  |
| 1 | SLEEP vector (branch to self) | |  |  |
| 2 | Task reschedule interrupt | |  |  |
| … |  | |  |  |
| 192 | Spurious interrupt | |  |  |
| 193 | IRQ level 1 | 1000 Hz interrupt |  |  |
| 194 | IRQ level 2 | 100 Hz interrupt |  |  |
| … | Other IRQ levels |  |  |  |
| 207 | IRQ level 15 | keyboard interrupt |  |  |
| … |  | |  |  |
| 248 | DTLBMiss | |  |  |
| 249 | ITLB Miss | |  |  |
| 250 | Unimplemented instruction | |  |  |
| 251 | Bus error – data load / store | |  |  |
| 252 | Bus error – instruction fetch | |  |  |
| 253 | reserved | |  |  |
| 254 | NMI interrupt vector | |  |  |
| 255 | * reserved | |  |  |

# Hardware Ports

Thor uses a WISHBONE bus to communicate with the outside world.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  | I/O | Width | WB |  |  |
| rst\_i | I | 1 | WB | reset signal |  |
| clk\_i | I | 1 | WB | clock |  |
| km | O | 1 |  | kernel mode indicator |  |
| nmi\_i | I | 1 |  | non-maskable interrupt input |  |
| irq\_i | I | 1 |  | maskable interrupt input |  |
| vec\_i | I | 8 |  | interrupt vector |  |
| bte\_o | O | 2 | WB | burst type extension |  |
| cti\_o | O | 3 | WB | cycle type indicator |  |
| bl\_o | O | 5 |  | burst length output |  |
| lock\_o | O | 1 | WB | bus lock |  |
| cyc\_o | O | 1 | WB | cycle is valid |  |
| stb\_o | O | 1 | WB | data transfer is taking place |  |
| ack\_i | I | 1 | WB | data transfer acknowledge |  |
| err\_i | I | 1 | WB | bus error occurred input |  |
| we\_o | O | 1 | WB | write enable |  |
| sel\_o | O | 8 | WB | byte lane selects |  |
| adr\_o | O | 64 | WB | address output |  |
| dat\_i | I | 64 | WB | data input bus |  |
| dat\_o | O | 64 | WB | data output bus |  |
|  |  |  |  |  |  |

WB = see the WISHBONE spec rev B3

Notes:

Stores issue only from the head of the instruction queue when it is known that no exceptions have taken place.

## Instruction Formats

Instructions vary in length from one to eight bytes. There are only a few of single byte instructions consisting of only a predicate. Some of the more common formats are shown below.

All instruction sequences begin with a predicate byte that determines the conditions under which the instruction executes. With the exception of special predicate values, the next field in the instruction is always the opcode byte. All opcodes may be preceded by an extended constant value.

### RR - Register-Register

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Func | Rt | Rb | Ra | Opcode | Predicate | |
| Func6 | Rt6 | Rb6 | Ra6 | Opcode8 | Pn4 | Pc4 |

### RI - Register-Immediate

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | Opcode8 | Pn4 | Pc4 |

### CMP Register-Register Compare

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 31 28 | 27 22 | 21 16 | 15 12 | 11 8 | 7 0 | |
| Opc4 | Rb6 | Ra6 | 14 | Pt4 | Pn4 | Pc4 |

### CMPI Register-Immediate Compare

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 31 22 | | | | 21 16 | | | | 15 12 | | | 11 8 | | 7 0 | | | |
| Immed9..0 | | | | Ra6 | | | | 24 | | | Pt4 | | Pn4 | | | Pc4 |
| TST - Register Test Compare | | | | | | | | | | | | |  | | | |  | | CTRL- Control | | | | | | |
| 2322 21 16 | | | 15 12 | | | 11 8 | | | 7 0 | | | |  | | | |  | | 15 8 | | 7 0 | | | | |
| O2 | Ra6 | | 04 | | | Pt4 | | | Pn4 | | Pc4 | |  | | | |  | | Opcode8 | | Pn4 | | | Pc4 | |
| BR - Relative Branch | | | | | | | | | | | |  | |  | | | | BRK/NOP | | | |  | RTS | | | |
| 23 16 | | 15 8 | | | | | 7 0 | | | | |  | |  | | | | 7 0 | | | |  | 7 0 | | | |
| Disp7..0 | | 34 | | | D11..8 | | Pn4 | | | Pc4 | |  | | |  | | | 0/14 | | 04 | |  | 14 | | 14 | |

### JSR - Jump To Subroutine

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 47 24 | 23 16 | | 15 8 | 7 0 | |
| Offset23..0 | Cr4 | Crt4 | Opcode8 | Pn4 | Pc4 |

# Instruction Set

### 2ADDU - Register-Register

**Description:**

Multiply Ra by two and add Rb and place the sum in the target register. This instruction will never cause an overflow exception.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 08h6 | Rt6 | Rb6 | Ra6 | 40h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* 2 + Rb

### 2ADDUI - Register-Immediate

**Description:**

Multiply Ra by two and add immediate and place the sum in the target register. This instruction will never cause an overflow exception.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | 6Bh8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* 2 + immediate

### 4ADDU - Register-Register

**Description:**

Multiply Ra by four and add Rb and place the sum in the target register. This instruction will never cause an exception.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 09h6 | Rt6 | Rb6 | Ra6 | 40h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* 4 + Rb

### 4ADDUI - Register-Immediate

**Description:**

Multiply Ra by four and add immediate and place the sum in the target register. This instruction will never cause an exception.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immed11..0 | Rt6 | Ra6 | 6Ch8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* 4 + immediate

### 8ADDU - Register-Register

**Description:**

Multiply Ra by eight and add Rb and place the sum in the target register. This instruction will never cause an exception.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 0Ah6 | Rt6 | Rb6 | Ra6 | 40h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* 8 + Rb

### 8ADDUI - Register-Immediate

**Description:**

Multiply Ra by eight and add immediate and place the sum in the target register. This instruction will never cause an exception.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immed11..0 | Rt6 | Ra6 | 6Dh8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* 8 + immediate

### 16ADDU - Register-Register

**Description:**

Multiply Ra by sixteen and add Rb and place the sum in the target register. This instruction will never cause an exception.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 0Bh6 | Rt6 | Rb6 | Ra6 | 40h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* 16 + Rb

### 16ADDUI - Register-Immediate

**Description:**

Multiply Ra by sixteen and add immediate and place the sum in the target register. This instruction will never cause an exception.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immed11..0 | Rt6 | Ra6 | 6Eh8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* 16 + immediate

### ADD - Register-Register

**Description:**

Add two registers and place the sum in the target register. This instruction may cause an overflow exception.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 00h6 | Rt6 | Rb6 | Ra6 | 40h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra + Rb

### ADDI - Register-Immediate

**Description:**

Add a register and immediate value and place the sum in the target register. This instruction may cause an overflow exception.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | 48h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra + immediate

### ADDU - Register-Register

**Description:**

Add registers Ra and Rb and place the result into register Rt. This instruction will never cause any exceptions.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 04h6 | Rt6 | Rb6 | Ra6 | 40h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra + Rb

### ADDUI - Register-Immediate

**Description:**

Add a register and immediate value and place the sum in the target register. This instruction will never cause an exception.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | 4Ch8 | Pn4 | Pc4 |

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31 22 | 21 16 | 15 8 | 7 0 | |
| Immediate9..0 | Rt6 | 47h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra + Immediate

### AND - Register-Register

**Description:**

Logically and’s two registers and places the result in a target register.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 00h6 | Rt6 | Rb6 | Ra6 | 50h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra & Rb

### ANDI - Register-Immediate

**Description:**

Logically and’s register and an immediate value and places the result in a target register.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | 53h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra & immediate

### BCDADD - Register-Register

**Description:**

Adds two registers using BCD arithmetic and places the result in a target register. Only the low order byte of the register is used. The result is an eight bit BCD number.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 00h6 | Rt6 | Rb6 | Ra6 | F5h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra + Rb

### BCDMUL - Register-Register

**Description:**

Multiplies two registers using BCD arithmetic and places the result in a target register. Only the low order byte of the register is used. The result is a 16 bit BCD value.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 02h6 | Rt6 | Rb6 | Ra6 | F5h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* Rb

### BCDSUB - Register-Register

**Description:**

Subtracts two registers using BCD arithmetic and places the result in a target register. Only the low order byte of the register is used. The result is an eight bit BCD number.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 01h6 | Rt6 | Rb6 | Ra6 | F5h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra - Rb

### BFCHG – Bit-field Change

**Description:**

Inverts the bit-field in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

**Instruction Format:**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 4744 | 43 40 39 34 | | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | 34 | me6 | mb6 | Rt6 | Ra6 | AAh8 | Pn4 | Pc4 |

### BFCLR – Bit-field Clear

**Description:**

Sets the bits to zero of the bit-field in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

**Instruction Format:**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 4744 | 43 40 39 34 | | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | 24 | me6 | mb6 | Rt6 | Ra6 | AAh8 | Pn4 | Pc4 |

### BFEXT – Bit-field Extract

**Description:**

Extracts a bit-field from register Ra located between the mask begin (mb) and mask end (me) bits and places the sign extended result into the target register.

**Instruction Format:**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 4744 | 43 40 39 34 | | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | 54 | me6 | mb6 | Rt6 | Ra6 | AAh8 | Pn4 | Pc4 |

### BFEXTU – Bit-field Extract Unsigned

**Description:**

Extracts a bit-field from register Ra located between the mask begin (mb) and mask end (me) bits and places the zero extended result into the target register.

**Instruction Format:**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 4744 | 43 40 39 34 | | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | 44 | me6 | mb6 | Rt6 | Ra6 | AAh8 | Pn4 | Pc4 |

### BFINS – Bit-field Insert

**Description:**

Inserts a bit-field into the target register located between the mask begin (mb) and mask end (me) bits from the low order bits of Ra.

**Instruction Format:**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 4744 | 43 40 39 34 | | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | 04 | me6 | mb6 | Rt6 | Ra6 | AAh8 | Pn4 | Pc4 |

### BFSET – Bit-field Set

**Description:**

Sets the bits to one of the bit-field in Ra located between the mask begin (mb) and mask end (me) bits and stores the result in the target register.

**Instruction Format:**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 4744 | 43 40 39 34 | | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | 14 | me6 | mb6 | Rt6 | Ra6 | AAh8 | Pn4 | Pc4 |

### BR - Relative Branch

**Description:**

A branch is made relative to the address of the next instruction.

* The twelve bit displacement field cannot be extended with an immediate constant prefix. Branches are executed immediately in the ifetch stage of the processor before it is known if there is a prefix present.

**Instruction Format:**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 23 16 | 15 8 | | 7 0 | |
| Disp7..0 | 3h4 | D11..8 | Pn4 | Pc4 |

**Operation:**

PC <= PC + displacement

### BRK –Break

**Description:**

This instruction contains only a predicate byte. The Break exception is executed.

**Instruction Format:**

|  |  |
| --- | --- |
| 7 0 | |
| 04 | 04 |

### BSR - Branch to Subroutine

**Description:**

This is an alternate mnemonic for the JSR instruction. A jump is made to the sum of the sign extended displacement supplied in the displacement field of the instruction and the specified code address register Cr.

The subroutine return address is stored in a code address register specified in the Crt field of the instruction.

**Instruction Formats:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 47 24 | 23 20 | 19 16 | 15 8 | 7 0 | |
| Displacement23..0 | 154 | Crt4 | A2h8 | Pn4 | Pc4 |

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 24 | 23 20 | 1916 | 15 8 | 7 0 | |
| Displacement15..0 | 154 | Crt4 | A1h8 | Pn4 | Pc4 |

### CACHE – Cache Command

**Description:**

This instruction issues a command to the cache.

**Instruction Format:**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31 22 | 21 16 | 15 8 | 7 0 | |
| Immediate9..0 | Ra6 | 55h8 | Pn4 | Pc4 |

**Operation:**

**Commands:**

|  |  |
| --- | --- |
| Number |  |
| 0 | Invalidate entire instruction cache |
| 1 | Invalidate instruction cache line (address in Ra) |
| 2 | Prefetch instruction catch line |
| 256 | Invalidate entire data cache |
| 257 | Invalidate data cache line (address in Ra) |
|  |  |

### CAS – Compare and Swap

**Description:**

If the contents of the addressed memory cell is equal to the contents of Rb then a sixty-four bit value is stored to memory from the source register Rc. The original contents of the memory cell are loaded into register Rt. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be word aligned. If the operation was successful then Rt and Rb will be the same value. The compare and swap operation is an atomic operation; the bus is locked during the load and potential store operation. This operation assumes that the addressed memory location is part of the volatile region of memory and bypasses the data cache.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 47 40 | 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Displacement7..0 | Rt6 | Rc6 | Rb6 | Ra6 | 97h8 | Pn4 | Pc4 |

**Operation:**

Rt = memory [Ra + displacement]

if memory[Ra + displacement] = Rb

memory[Ra + displacement] = Rc

**Assembler:**

CAS Rt,Rb,Rc,offset[Ra]

### CLI – Clear Interrupt Mask

**Description:**

This instruction is used to enable interrupts.

**Instruction Format:**

|  |  |  |
| --- | --- | --- |
| 15 8 | 7 0 | |
| FAh8 | Pn4 | Pc4 |

**Operation:**

im = 0

### CMP Register-Register Compare

**Description:**

The register compare instruction compares two registers and sets the flags in the target predict register as a result.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3128 | 27 22 | 21 16 | 15 12 | 11 8 | 7 0 | |
| 04 | Rb6 | Ra6 | 14 | Pt4 | Pn4 | Pc4 |

**Operation:**

if signed Ra < signed Rb

P.lt = true

else

P.lt = false

if unsigned Ra < unsigned Rb

P.ltu = true

else

P.ltu = false

if Ra = Rb

P.eq = true

else

P.eq = false

### CMPI Register-Immediate Compare

**Description:**

The register immediate compare instruction compares a register to an immediate value and sets the flags in the target predict register as a result. Both a signed and unsigned comparison take place at the same time.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 22 | 21 16 | 15 12 | 11 8 | 7 0 | |
| Immed10 | Ra6 | 24 | Pt4 | Pn4 | Pc4 |

**Operation:**

if signed Ra < signed immediate

P.lt = true

else

P.lt = false

if unsigned Ra < unsigned immediate

P.ltu = true

else

P.ltu = false

if Ra = immediate

P.eq = true

else

P.eq = false

### EOR - Register-Register

**Description:**

Logically exclusive or register with register and place result in target register.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 02h6 | Rt6 | Rb6 | Ra6 | 50h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra ^ Rb

### EORI - Register-Immediate

**Description:**

Logically exclusive or register with immediate and place result in target register.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | 55h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra ^ immediate

### FADD – Floating point addition

**Description:**

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 86 | Rt6 | Rb6 | Ra6 | 78h8 | Pn4 | Pc4 |

### FCMP Float Register-Register Compare

**Description:**

The register compare instruction compares two registers as floating point doubles and sets the flags in the target predict register as a result.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3128 | 27 22 | 21 16 | 15 12 | 11 8 | 7 0 | |
| 24 | Rb6 | Ra6 | 14 | Pt4 | Pn4 | Pc4 |

**Operation:**

if Ra < Rb

P.lt = true

else

P.lt = false

if mag Ra < mag Rb

P.ltu = true

else

P.ltu = false

if Ra = Rb

P.eq = true

else

P.eq = false

if unordered

P.un = true

else

P.un = false

### FSUB – Floating point subtraction

**Description:**

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 96 | Rt6 | Rb6 | Ra6 | 78h8 | Pn4 | Pc4 |

### FTOI – Float to Integer

**Description:**

This instruction converts a floating point double value to an integer value.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Rt6 | Ra6 | 77h8 | Pn4 | Pc4 |

### FTST – Float Register Test Compare

**Description:**

The register test compare compares floating point double in a register against the value zero and sets the predicate flags appropriately.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 2322 | 21 16 | 15 12 | 11 8 | 7 0 | |
| 22 | Ra6 | 04 | Pt4 | Pn4 | Pc4 |

**Operation:**

if Ra < 0

Pt.lt = 1

else

Pt.lt = 0

if Ra = 0

Pt.eq = 1

else

Pt.eq = 0

if unordered

Pt.un = 1

else

Pt.un = 0

Pt.ltu = 0

### IMM64,IMM56,IMM48,IMM40,IMM32,IMM24,IMM16

### Immediate Extensions

The immediate extension predicates are used to extend the immediate constant of the following instruction. The extensions may add from one to seven bytes more to the constant. Most, but not all instructions can accept a predicated immediate.

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Immediate | | | | | | | Predicate | |
| Immediate63..8 | | | | | | | 84 | 04 |
| Immediate55..8 | | | | | | 74 | 04 |
| Immediate47..8 | | | | | 64 | 04 |
| Immediate39..8 | | | | 54 | 04 |
| Immediate31..8 | | | 44 | 04 |
| Immediate23..8 | | 34 | 04 |
| Immediate15..8 | 24 | 04 |

### INT –Interrupt

**Description:**

This instruction calls a system function located as the sum of the zero extended offset times 16 plus code address register 12. The return address is stored in the IPC register (code address register #14).

The offset field of this instruction cannot be extended.

Note that this instruction is automatically invoked for hardware interrupt processing. This instruction would not normally be used by software and is not supported by the assembler. The return address stored is the address of the interrupt instruction, not the address of the next instruction. To call system routines use the SYS instruction.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 24 | 23 20 | 19 16 | 15 8 | 7 0 | |
| Offset7..0 | Ch4 | Eh4 | A6h8 | Pn4 | Pc4 |

### ITOF – Integer to Float

**Description:**

This instruction converts an integer value to a double precision floating point representation.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Rt6 | Ra6 | 76h8 | Pn4 | Pc4 |

### JMP - Jump To Address

**Description:**

This is an alternate mnemonic for the JSR instruction.

A jump is made to the sum of the zero extended offset supplied in the offset field of the instruction and the specified code address register Cr. The JMP instruction may be used with an immediate predicate constant in order to extend the address range of the jump.

**Instruction Formats:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 47 24 | 23 20 | 19 16 | 15 8 | 7 0 | |
| Offset23..0 | Cr4 | 04 | A2h8 | Pn4 | Pc4 |

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 24 | 23 20 | 19 16 | 15 8 | 7 0 | |
| Offset15..0 | Cr4 | 04 | A1h8 | Pn4 | Pc4 |

**Operation:**

pc = Cr[n] + offset

### JSR - Jump To Subroutine Instruction

**Description:**

A jump is made to the sum of the zero extended offset supplied in the offset field of the instruction and the specified code address register Cr. The JSR instruction may be used with an immediate predicate constant in order to extend the address range of the jump.

The subroutine return address is stored in a code address register specified in the Crt field of the instruction. Typically code address register #1 is used.

An immediate constant prefix applied to this instruction overrides offset bits 8 to 23 and acts like an eight bit immediate constant extension used by other instructions.

**Instruction Formats:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 47 24 | 23 20 | 19 16 | 15 8 | 7 0 | |
| Offset23..0 | Cr4 | Crt4 | A2h8 | Pn4 | Pc4 |

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 24 | 23 20 | 19 16 | 15 8 | 7 0 | |
| Offset15..0 | Cr4 | Crt4 | A1h8 | Pn4 | Pc4 |

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 23 20 | 19 16 | 15 8 | 7 0 | |
| Cr4 | Crt4 | A0h8 | Pn4 | Pc4 |

**Operation:**

Cr[t] = pc

pc = Cr[n] + offset

### LB – Load Byte

**Description:**

An eight bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | 80h8 | Pn4 | Pc4 |

**Operation:**

Rt = sign extend (mem[Ra+offset])

### LBU – Load Byte Unsigned

**Description:**

An eight bit value is loaded from memory and zero extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | 81h8 | Pn4 | Pc4 |

**Operation:**

Rt = zero extend (mem[Ra+offset])

### LBUX – Load Byte Unsigned Indexed

**Description:**

An eight bit value is loaded from memory zero extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 35 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Sc2 | Rt6 | Rb6 | Ra6 | B1h8 | Pn4 | Pc4 |

**Operation:**

Rt = mem[Ra+Rb]

### LBX – Load Byte Indexed

**Description:**

An eight bit value is loaded from memory and placed in the target register. The memory address is the sum of register Ra and scaled register Rb.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 3534 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Sc2 | Rt6 | Rb6 | Ra6 | B0h8 | Pn4 | Pc4 |

**Operation:**

Rt = sign extend (mem[Ra+Rb])

### LC – Load Character

**Description:**

A sixteen bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be character aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | 82h8 | Pn4 | Pc4 |

**Operation:**

Rt = sign extend (mem[Ra + displacement])

### LCU – Load Character Unsigned

**Description:**

A sixteen bit value is loaded from memory and zero extended, then placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be character aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | 83h8 | Pn4 | Pc4 |

**Operation:**

Rt = zero extend (mem[Ra + displacement])

### LCUX – Load Character Unsigned Indexed

**Description:**

A sixteen bit value is loaded from memory, zero extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb. The memory address must be character aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 3534 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Sc2 | Rt6 | Rb6 | Ra6 | B3h8 | Pn4 | Pc4 |

**Operation:**

Rt = mem[Ra + Rb \* scale]

### LCX – Load Character Indexed

**Description:**

A sixteen bit value is loaded from memory, sign extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb. The memory address must be character aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 3534 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Sc2 | Rt6 | Rb6 | Ra6 | B2h8 | Pn4 | Pc4 |

**Operation:**

Rt = mem[Ra + Rb \* scale]

### LDI - Load-Immediate

**Description:**

This instruction loads a sign extended immediate constant into a register. The immediate constant may be extended by using an immediate prefix instruction.

**Instruction Format:**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31 22 | 21 16 | 15 8 | 7 0 | |
| Immediate9..0 | Rt6 | 6Fh8 | Pn4 | Pc4 |

**Operation:**

Rt = immediate

### LDIS - Load-Immediate Special

**Description:**

This instruction loads a sign extended immediate constant into a special purpose register. The immediate constant may be extended by using an immediate prefix instruction. Typical usage is to initialize a code address register with a target address.

**Instruction Format:**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 31 22 | 21 16 | 15 8 | 7 0 | |
| Immediate9..0 | Spr6 | 9Dh8 | Pn4 | Pc4 |

**Operation:**

Spr = immediate

### LEA – Load Effective Address

**Description:**

This is an alternate mnemonic for the ADDUI instruction. The memory address is placed in the target register. The memory address is the sum of the sign extended offset and register Ra.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Offset11..0 | Rt6 | Ra6 | 4Ch8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra+offset

### LH – Load Half-Word

**Description:**

A thirty-two bit value is loaded from memory and sign extended, then placed in the target register Rt. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be half-word aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | 84h8 | Pn4 | Pc4 |

**Operation:**

Rt = sign extend (mem[Ra + displacement])

### LHU – Load Half-word Unsigned

**Description:**

A thirty-two bit value is loaded from memory and zero extended, then placed in the target register Rt. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be half-word aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | 85h8 | Pn4 | Pc4 |

**Operation:**

Rt = zero extend (mem[Ra + displacement])

### LHUX – Load Half-word Unsigned Indexed

**Description:**

A thirty-two bit value is loaded from memory, zero extended and placed in the target register. The memory address is the sum of register Ra and register Rb. The memory address must be half-word aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 3534 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Sc2 | Rt6 | Rb6 | Ra6 | B5h8 | Pn4 | Pc4 |

**Operation:**

Rt = mem[Ra+Rb\*scale]

### LHX – Load Half-word Indexed

**Description:**

A thirty-two bit value is loaded from memory sign extended and placed in the target register Rt. The memory address is the sum of register Ra and scaled register Rb. The memory address must be half-word aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 3534 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Sc2 | Rt6 | Rb6 | Ra6 | B4h8 | Pn4 | Pc4 |

**Operation:**

Rt = sign extend (mem[Ra + Rb \* scale])

### LOOP – Loop Branch

**Description:**

A branch is made relative to the current value of the program counter if the loop count register is non-zero. The loop count register is decremented by this instruction. The predicate condition must also be met.

**Instruction Format:**

|  |  |  |  |
| --- | --- | --- | --- |
| 23 16 | 15 8 | 7 0 | |
| Disp7..0 | A4h8 | Pn4 | Pc4 |

**Operation:**

If LC <> 0

PC <= PC + displacement

LC = LC - 1

### LVB – Load Volatile Byte

**Description:**

An eight bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices. This instruction may also be used when it is known that the data is better not cached.

There is no indexed or unsigned form for this instruction.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | ACh8 | Pn4 | Pc4 |

**Operation:**

Rt = sign extend (mem[Ra+offset])

### LVC – Load Volatile Character

**Description:**

A sixteen bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices.

There is no indexed or unsigned form for this instruction.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | ADh8 | Pn4 | Pc4 |

**Operation:**

Rt = sign extend (mem[Ra+offset])

### LVH – Load Volatile Half-word

**Description:**

A thirty-two bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices.

There is no indexed or unsigned form for this instruction.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | AEh8 | Pn4 | Pc4 |

**Operation:**

Rt = sign extend (mem[Ra+offset])

### LVW – Load Volatile Word

**Description:**

A sixty-four bit value is loaded from memory and sign extended, then placed in the target register. The memory address is the sum of the sign extended offset and register Ra. This instruction bypasses the data cache. Use this instruction to load data from volatile memory regions such as I/O devices.

There is no indexed or unsigned form for this instruction.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | AFh8 | Pn4 | Pc4 |

**Operation:**

Rt = sign extend (mem[Ra + displacement])

### LW – Load Word

**Description:**

A sixty-four bit value is loaded from memory and placed in the target register. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be word aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | 86h8 | Pn4 | Pc4 |

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 31 29 | 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | ~ | Rt6 | Ra6 | D6h8 | Pn4 | Pc4 |

**Operation:**

Rt = mem[Ra + displacement]

### LWS – Load Word Special

**Description:**

A sixty-four bit value is loaded from memory and placed in the special purpose register. The memory address is the sum of the sign extended offset and register Ra. The memory address must be word aligned.

There is no indexed form for this instruction.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3937 | 36 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Sg3 | Displacement8..0 | Rt6 | Ra6 | 8Eh8 | Pn4 | Pc4 |

**Operation:**

Spr = mem[Ra + displacement]

### LWX – Load Word Indexed

**Description:**

A sixty-four bit value is loaded from memory and placed in the target register. The memory address is the sum of register Ra and scaled register Rb. The memory address must be word aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 35 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Sc2 | Rt6 | Rb6 | Ra6 | B6h8 | Pn4 | Pc4 |

**Operation:**

Rt = mem[Ra + Rb\*scale]

### MEMDB – Memory Data Barrier

**Description:**

All memory accesses before the MEMDB command are completed before any memory accesses after the data barrier are started. Note that this instruction has an effect even if the predicate is false; this does not affect the correct operation of the program, only performance is affected.

**Instruction Format:**

|  |  |  |
| --- | --- | --- |
| 15 8 | 7 0 | |
| F9h8 | Pn4 | Pc4 |

### MEMSB – Memory Synchronization Barrier

**Description:**

All instructions before the MEMSB command are completed before any memory access is started. Note that this instruction has an effect even if the predicate is false; this does not affect the correct operation of the program, only performance is affected.

**Instruction Format:**

|  |  |  |
| --- | --- | --- |
| 15 8 | 7 0 | |
| F8h8 | Pn4 | Pc4 |

### MFSPR – Special Register-Register

**Description:**

This instruction moves from a special purpose register into a general purpose one.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Rt6 | Spr6 | A8h8 | Pn4 | Pc4 |

**Operation:**

Rt = Spr[n]

**Special Purpose Registers**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Reg # | R/W |  |  |  |
| 0 | R | MID | Machine ID |  |
| 1 | R | FEAT | Features |  |
| 2 | R | TICK | Tick count |  |
| 3 | RW | LC | Loop Counter |  |
| 4 | RW | PREGS | Predicate register array |  |
| 6 | RW | ASID | address space identifier |  |
| 16-31 | RW | CREGS | Code address register array (C0 to C15) |  |
| 32-39 | RW | SREGS | Segment register array (SEG0-SEG15) |  |

### MOV - Register-Register

**Description:**

This instruction moves one general purpose register to another. This instruction is shorter and uses one less register port than using the OR instruction to move between registers.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Rt6 | Ra6 | A78 | Pn4 | Pc4 |

**Operation:**

Rt = Ra

### MOVS – Move Special Register- Special Register

**Description:**

This instruction moves one special purpose register to another.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Sprt6 | Spr6 | AB8 | Pn4 | Pc4 |

**Operation:**

Sprt = Spra

### MTSPR –Register-Special Register

**Description:**

Move a general purpose register into a special purpose register.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Spr6 | Ra6 | A9h8 | Pn4 | Pc4 |

**Operation:**

Spr[n] = Ra

### MUL - Register-Register Multiply

**Description:**

Performs a signed multiply of two registers and places the product in the target register. This instruction may cause an overflow exception.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 02h6 | Rt6 | Rb6 | Ra6 | 40h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* Rb

### MULI - Register-Immediate Multiply

**Description:**

Performs a signed multiply of a register and an immediate value and places the result in a target register. This instruction may cause an overflow exception.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | 4Ah8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* immediate

### MULU – Unsigned Register-Register Multiply

**Description:**

Performs an unsigned multiply of two registers and places the product in the target register. This instruction will never cause an overflow exception.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 06h6 | Rt6 | Rb6 | Ra6 | 40h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* Rb

### MULUI – Unsigned Register-Immediate Multiply

**Description:**

Performs an unsigned multiply of a register and an immediate value and places the result in a target register. This instruction will never cause an overflow exception.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | 4Eh8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra \* immediate

### MUX – Multiplex

**Description:**

If a bit in Ra is set then the bit of the target register is set to the corresponding bit in Rb, otherwise the bit in the target register is set to the corresponding bit in Rc.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Rt6 | Rc6 | Rb6 | Ra6 | 72h8 | Pn4 | Pc4 |

**Operation:**

For n = 0 to 63

If Ra[n] is set then

Rt[n] = Rb[n]

else

Rt[n] = Rc[n]

### NEG - Negate Register

**Description:**

This instruction negates a register and places the result in a target register.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Rt6 | Ra6 | 70h8 | Pn4 | Pc4 |

**Operation:**

Rt = - Ra

### NOP – No Operation

**Description:**

This instruction contains only a predicate byte. This is a single byte no-operation code. It can be used to align code addresses or as a fill byte.

**Instruction Format:**

|  |  |
| --- | --- |
| 7 0 | |
| 14 | 04 |

**Operation:**

<none>

### NOT – Logical Not

**Description:**

This instruction performs a logical NOT on a register and places the result in a target register. If the value in a register is non-zero then the result is zero. If the value in the register is zero then the result is one. This instruction results in either a one or zero being placed in the target register.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Rt6 | Ra6 | 71h8 | Pn4 | Pc4 |

**Operation:**

Rt = ! Ra

### OR - Register-Register

**Description:**

Logically inclusively or two registers and place the result in the target register.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 01h6 | Rt6 | Rb6 | Ra6 | 50h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra | Rb

### ORI - Register-Immediate

**Description:**

Logically inclusively or register with immediate and place the result in the target register.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | 54h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra | imm

### ROL – Rotate Left

**Description:**

Rotate register Ra left by Rb bits and place the result into register Rt. The most significant bit is shifted into the least significant bit.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 04h6 | Rt6 | Rb6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra << Rb

### ROLI – Rotate Left by Immediate

**Description:**

Rotate register Ra left by n bits and place the result into register Rt. The most significant bit is shifted into the least significant bit.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 14h6 | Rt6 | Imm6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra << #n

### ROR – Rotate Right

**Description:**

Rotate register Ra right by Rb bits and place the result into register Rt. The least significant bit is shifted into the most significant bit.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 05h6 | Rt6 | Rb6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra >> Rb

### RORI – Rotate Right by Immediate

**Description:**

Rotate register Ra right by n bits and place the result into register Rt. The least significant bit is shifted into the most significant bit.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 15h6 | Rt6 | Imm6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra >> #n

### RTE – Return from Exception Routine

**Description:**

The program counter is loaded with the value contained in code address register #13 which is the EPC register.

**Instruction Format:**

|  |  |  |
| --- | --- | --- |
| 15 8 | 7 0 | |
| F3h8 | Pn4 | Pc4 |

**Operation:**

PC = Cr[13]

Flags = FlagsBackup

### RTI – Return from Interrupt Routine

**Description:**

The program counter is loaded with the value contained in code address register #14 which is the IPC register.

**Instruction Format:**

|  |  |  |
| --- | --- | --- |
| 15 8 | 7 0 | |
| F4h8 | Pn4 | Pc4 |

**Operation:**

pc = Cr[14]

Flags = FlagsBackup

Flags.im = 0

### RTS – Return from Subroutine

**Description:**

The program counter is loaded with the value contained in the specified code address register plus a zero extended four bit immediate constant. The constant may not be extended. This allows the return instruction to return a few bytes past the usual return address. This is used to allow static parameters to be passed to the subroutine in inline code.

Note that the JMP instruction may also be used to return from a subroutine. Similarly this instruction may also be used to perform a jump to one of the first sixteen addresses relative to a code address register.

This instruction has a single byte short form that always executes when encountered. For the short form the program counter is loaded from code address register one.

**Instruction Formats:**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 23 20 | 19 16 | 15 8 | 7 0 | |
| Cr4 | Im4 | A3h8 | Pn4 | Pc4 |

**Short Form:**

|  |  |
| --- | --- |
| 7 0 | |
| 14 | 14 |

**Operation:**

PC = Cr[N]

**Short Form Operation:**

PC = Cr[1]

### SB – Store Byte

**Description:**

An eight bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended displacement and register Ra.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Displacement11..0 | Rb6 | Ra6 | 90h8 | Pn4 | Pc4 |

**Operation:**

memory[Ra+offset] = Rb[7..0]

### SBX – Store Byte Indexed

**Description:**

An eight bit value is stored to memory from the source register Rc. The memory address is the sum of register Ra and Rb.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 3534 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~4 | Sc2 | Rc6 | Rb6 | Ra6 | C0h8 | Pn4 | Pc4 |

**Operation:**

memory[Ra+Rb] = Rb

### SC – Store Character

**Description:**

A sixteen bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be character aligned.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Displacement11..0 | Rb6 | Ra6 | 91h8 | Pn4 | Pc4 |

**Operation:**

memory[Ra+displacement] = Rb[15..0]

### SCX – Store Character Indexed

**Description:**

A sixteen bit value is stored to memory from the source register Rc. The memory address is the sum of register Ra and scaled register Rb. The memory address must be character aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 3534 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Seg4 | Sc2 | Rc6 | Rb6 | Ra6 | C1h8 | Pn4 | Pc4 |

**Operation:**

memory[Ra+Rb\*scale] = Rb

### SEI – Set Interrupt Mask

**Description:**

The interrupt mask is set, disabling maskable interrupts.

**Instruction Format:**

|  |  |  |
| --- | --- | --- |
| 15 8 | 7 0 | |
| FBh8 | Pn4 | Pc4 |

**Operation:**

im = 1

### SH – Store Half-word

**Description:**

A thirty-two bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended displacement and register Ra. The memory address must be half-word aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 35 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Seg4 | Displacement7..0 | Rb6 | Ra6 | 92h8 | Pn4 | Pc4 |

**Operation:**

memory[Ra + displacement] = Rb[31..0]

### SHL – Shift Left

**Description:**

Shift register Ra left by Rb bits and place result into register Rt. A zero is shifted into the least significant bit.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 00h6 | Rt6 | Rb6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra << Rb

### SHLI – Shift Left by Immediate

**Description:**

Shift register Ra left by n bits and place result into register Rt. A zero is shifted into the least significant bit.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 10h6 | Rt6 | Imm6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra << #n

### SHLU – Shift Left Unsigned

**Description:**

Shift register Ra left by Rb bits and place the result into register Rt. A zero is shifted into the least significant bit.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 02h6 | Rt6 | Rb6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra << Rb

### SHLUI – Shift Left Unsigned by Immediate

**Description:**

Shift register Ra left by n bits and place the result into register Rt. A zero is shifted into the least significant bit.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 12h6 | Rt6 | Imm6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra << #n

### SHR – Shift Right

**Description:**

Shift register Ra right by Rb bits and place result in register Rt. The sign bit is preserved.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 01h6 | Rt6 | Rb6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra >> Rb

### SHRI – Shift Right by Immediate

**Description:**

Shift register Ra right by n bits and place result into register Rt. The sign bit is preserved.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 11h6 | Rt6 | Imm6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra >> #n

### SHRU – Shift Right Unsigned

**Description:**

Shift register Ra right by register Rb bits. A zero is shifted into the sign bit.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 03h6 | Rt6 | Rb6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra >> Rb

### SHRUI – Shift Right Unsigned by Immediate

**Description:**

Shift register Ra right by n bits and place result into register Rt. A zero is shifted into the sign bit.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 13h6 | Rt6 | Imm6 | Ra6 | 58h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra >> #n

### SHX – Store Half-word Indexed

**Description:**

A thirty-two bit value is stored to memory from the source register Rb. The memory address is the sum of register Ra and scaled register Rb. The memory address must be half-word aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 35 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Seg4 | Sc2 | Rt6 | Rb6 | Ra6 | C2h8 | Pn4 | Pc4 |

**Operation:**

memory[Ra+Rb] = Rb

### STI – Store Immediate

**Description:**

A ten bit value is zero extended to sixty-four bits and stored to memory. The memory address is the sum of the sign extended offset and register Ra. The memory address must be word aligned.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 32 | 31 22 | 21 16 | 15 8 | 7 0 | |
| Displacement7..0 | Imm10 | Ra6 | 96h8 | Pn4 | Pc4 |

**Operation:**

memory[Ra + displacement] = zero extend (Imm[9..0])

### STIX – Store Immediate Indexed

**Description:**

A ten bit value is zero extended to sixty-four bits and stored to memory. The memory address is the sum of register Ra and scaled register Rb. The memory address must be word aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 39 36 | 35 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Imm9..6 | Sc2 | Imm5..0 | Rb6 | Ra6 | C6h8 | Pn4 | Pc4 |

**Operation:**

memory[Ra + Rb \* scale] = zero extend (Imm[9..0])

### STSB – Store String Byte

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 27 22 | 21 16 | 15 8 | 7 0 | |
| Rb | Ra | Opcode | Predicate | |
| Rb6 | Ra6 | 98h8 | Pn4 | Pc4 |

#### Operation:

temp = 0

while LC <> 0

mem[Ra+temp] = Rb[7:0]

temp =temp + 1

LC = LC – 1

#### Description:

This instruction stores a byte to consecutive memory locations beginning at the address in Ra until the loop counter reaches zero. This instruction is interruptible.

### STSW – Store String Word

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 27 22 | 21 16 | 15 8 | 7 0 | |
| Rb | Ra | Opcode | Predicate | |
| Rb6 | Ra6 | 9Ah8 | Pn4 | Pc4 |

#### Operation:

temp = 0

while LC <> 0

mem[Ra+temp] = Rb

temp =temp + 8

LC = LC – 1

#### Description:

This instruction stores a word to consecutive memory locations beginning at the address in Ra until the loop counter reaches zero. The memory address contained in Ra must be word aligned. This instruction is interruptible.

### SUB - Register-Register

**Description:**

This instruction subtracts one register from another and places the result into a third register. This instruction may cause an overflow exception.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 01h6 | Rt6 | Rb6 | Ra6 | 40h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra - Rb

### SUBI - Register-Immediate

**Description:**

This instruction subtracts an immediate value from a register and places the result into a register. This instruction may cause an overflow exception.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | 49h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra – Imm

### SUBU - Register-Register

**Description:**

This instruction subtracts one register from another and places the result into a third register. This instruction never causes an exception.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 39 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| 05h6 | Rt6 | Rb6 | Ra6 | 40h8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra - Rb

### SUBUI - Register-Immediate

**Description:**

This instruction subtracts an immediate value from a register and places the result into a register. This instruction never causes an exception.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rt6 | Ra6 | 4Dh8 | Pn4 | Pc4 |

**Operation:**

Rt = Ra – Imm

### SW – Store Word

**Description:**

A sixty-four bit value is stored to memory from the source register Rb. The memory address is the sum of the sign extended offset and register Ra. The memory address must be word aligned.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Rb6 | Ra6 | 93h8 | Pn4 | Pc4 |

**Operation:**

memory[Ra+offset] = Rb

### SWS – Store Word Special

**Description:**

A sixty-four bit value is stored to memory from the source special purpose register Spr. The memory address is the sum of the sign extended offset and register Ra. The memory address must be word aligned.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 39 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| Immediate11..0 | Spr6 | Ra6 | 9Eh8 | Pn4 | Pc4 |

**Operation:**

memory[Ra+offset] = Spr

### SWX – Store Word Indexed

**Description:**

A sixty-four bit value is stored to memory from the source register Rc. The memory address is the sum of register Ra and Rb. The memory address must be word aligned.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 35 34 | 33 28 | 27 22 | 21 16 | 15 8 | 7 0 | |
| ~2 | Rc6 | Rb6 | Ra6 | C3h8 | Pn4 | Pc4 |

**Operation:**

memory[Ra+Rb] = Rc

### SYS –Call system routine

**Description:**

This instruction calls a system function located as the sum of the offset times 16 plus code address register 12. The return address is stored in the EPC register (code address register #13).

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 31 24 | 23 20 | 19 16 | 15 8 | 7 0 | |
| Offset7..0 | Ch4 | Dh4 | A5h8 | Pn4 | Pc4 |

### TLB – TLB Command

**Description:**

The command is executed on the TLB unit. The command results are placed in internal TLB registers which can be read or written using TLB command instruction. If the operation is a read register operation then the register value is placed into Rt. If the operation is a write register operation, then the value for the register comes from Rb. Otherwise the Rb/Rt field in the instruction is ignored.

**Instruction Format:**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| 3130 | 29 24 | 23 16 | | 15 8 | 7 0 | |
| ~2 | Rb/Rt6 | Tn4 | Cmd4 | F0h8 | Pn4 | Pc4 |

Tn4 – This field identifies which TLB register is being read or written.

|  |  |  |
| --- | --- | --- |
| Reg no. |  | Assembler |
| 0 | Wired | Wired |
| 1 | Index | Index |
| 2 | Random | Random |
| 3 | Page Size | PageSize |
| 4 | Virtual page | VirtPage |
| 5 | Physical page | PhysPage |
| 7 | ASID | ASID |
| 8 | Data miss address | DMA |
| 9 | Instruction miss address | IMA |
| 10 | Page Table Address | PTA |
| 11 | Page Table Control | PTC |

**TLB Commands**

|  |  |  |
| --- | --- | --- |
| Cmd | Description | Assembler |
| 0 | No operation |  |
| 1 | Probe TLB entry | TLBPB |
| 2 | Read TLB entry | TLBRD |
| 3 | Write TLB entry corresponding to random register | TLBWR |
| 4 | Write TLB entry corresponding to index register | TLBWI |
| 5 | Enable TLB | TLBEN |
| 6 | Disable TLB | TLBDIS |
| 7 | Read register | TLBRDREG |
| 8 | Write register | TLBWRREG |

Probe TLB – The TLB will be tested to see if an address translation is present.

Read TLB – The TLB entry specified in the index register will be copied to TLB holding registers.

Write Random TLB – A random TLB entry will be written into from the TLB holding registers.

Write Indexed TLB – The TLB entry specified by the index register will be written from the TLB holding registers.

Disable TLB – TLB address translation is disabled so that the physical address will match the supplied virtual address.

Enable TLB – TLB address translation is enabled. Virtual address will be translated to physical addresses using the TLB lookup tables.

The TLB will automatically update the miss address registers when a TLB miss occurs only if the registers are zero to begin with. System software must reset the registers to zero after a miss is processed. This mechanism ensures the first miss that occurs is the one that is recorded by the TLB.

PageTableAddr – This is a scratchpad register available for use to store the address of the page table.

PageTableCtrl – This is a scratchpad register available for use to store control information associated with the page table.

### TST - Register Test Compare

**Description:**

The register test compare compares a register against the value zero and sets the predicate flags appropriately.

**Instruction Format:**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 2322 | 21 16 | 15 12 | 11 8 | 7 0 | |
| 02 | Ra6 | 04 | Pt4 | Pn4 | Pc4 |

**Operation:**

if Ra < 0

Pt.lt = 1

else

Pt.lt = 0

if Ra = 0

Pt.eq = 1

else

Pt.eq = 0

Pt.ltu = 0

## Opcode Map

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | x0 | x1 | x2 | x3 | x4 | x5 | x6 | x7 | x8 | x9 | xA | xB | xC | xD | xE | xF |
| 0x | TST / FTST / FSTST | | | | | | | | | | | | | | | |
| 1x | CMP / FCMP / FSCMP | | | | | | | | | | | | | | | |
| 2x | CMPI | | | | | | | | | | | | | | | |
| 3x | BR | | | | | | | | | | | | | | | |
| 4x | {RR} |  |  |  |  |  |  | ADDUI | ADDI | SUBI | MULI | DIVI | ADDUI | SUBUI | MULUI | DIVUI |
| 5x | {logic} |  |  | ANDI | ORI | EORI |  |  | {shift} |  |  |  |  |  |  |  |
| 6x |  |  |  |  |  |  |  |  |  |  |  | \_2ADDUI | \_4ADDUI | \_8ADDUI | \_16ADDUI | LDI |
| 7x | NEG | NOT | MUX |  |  |  | ITOF | FTOI | {double} |  |  |  |  |  |  |  |
| 8x | LB | LBU | LC | LCU | LH | LHU | LW | LFS | LFD |  |  |  |  | LEA | LWS | PFLD |
| 9x | SB | SC | SH | SW | SFS | SFD | STI | CAS |  |  |  |  |  | LDIS | SWS | CACHE |
| Ax | JSR | JSR | JSR | RTS | LOOP | SYS | INT | MOV |  |  | {bitfld} | MOVS | LVB | LVC | LVH | LVW |
| Bx | LBX | LBUX | LCX | LCUX | LHX | LHUX | LWX |  |  |  |  |  |  |  |  |  |
| Cx | SBX | SCX | SHX | SWX |  |  | STIX |  |  |  |  |  |  |  |  |  |
| Dx |  |  |  |  |  |  | LW |  |  |  |  |  |  |  |  |  |
| Ex |  | NOP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Fx | {TLB} |  |  | RTE | RTI | {BCD} |  |  | MEMSB | MEMDB | CLI | SEI |  |  |  | IMM |

{RR} Opcodes –Func6

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | x0 | x1 | x2 | x3 | x4 | x5 | x6 | x7 | x8 | x9 | xA | xB | xC | xD | xE | xF |
| 0x | ADD | SUB | MUL |  | ADDU | SUBU | MULU |  | 2ADDU | 4ADDU | 8ADDU | 16ADDU |  |  |  |  |
| 1x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

{logic} Opcodes – Func6

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | x0 | x1 | x2 | x3 | x4 | x5 | x6 | x7 | x8 | x9 | xA | xB | xC | xD | xE | xF |
| 0x | AND |  | EOR |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

{BCD} Opcodes – Func6

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | x0 | x1 | x2 | x3 | x4 | x5 | x6 | x7 | x8 | x9 | xA | xB | xC | xD | xE | xF |
| 0x | BCDADD | BCDSUB | BCDMUL |  |  |  |  |  |  |  |  |  |  |  |  |  |

{double} Opcodes –Func6

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | x0 | x1 | x2 | x3 | x4 | x5 | x6 | x7 | x8 | x9 | xA | xB | xC | xD | xE | xF |
| 0x |  |  |  |  |  |  |  |  |  | FSUB |  |  |  |  |  |  |
| 1x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |