
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W)
  Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
  300-mil DIPs

### description


These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'HC161 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

SN54HC161 ... J OR W PACKAGE SN74HC161 ... D OR N PACKAGE (TOP VIEW)



SN54HC161 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The clear function for the 'HC161 is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, load (LOAD), or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO). Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15 with  $Q_A$  high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or  $\overline{\text{LOAD}}$ ) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.


The SN54HC161 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC161 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




### logic symbol†



 $<sup>\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.




### logic diagram (positive logic)




 $<sup>^{\</sup>dagger}$  For simplicity, routing of complementary signals  $\overline{\text{LD}}$  and  $\overline{\text{CK}}$  is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

Pin numbers shown are for the D, J, N, and W packages.

### logic symbol, each D/T flip-flop



### logic diagram, each D/T flip-flop (positive logic)




 $^{\dagger}$  The origins of  $\overline{\text{LD}}$  and  $\overline{\text{CK}}$  are shown in the logic diagram of the overall device.

### typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (asynchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit



### SN54HC161, SN74HC161 4-BIT SYNCHRONOUS BINARY COUNTERS

SCLS297A - JANUARY 1996 - REVISED MAY 1997

### absolute maximum ratings over operating free-air temperature range<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	$\dots \dots \pm 20 \ mA$
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	$\dots \dots \pm 20 \ mA$
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	$\dots \dots \pm 25 \text{ mA}$
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package	113°C/W
N package	78°C/W
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### recommended operating conditions

			SI	SN54HC161			SN74HC161			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		2	5	6	2	5	6	V	
		V <sub>CC</sub> = 2 V	1.5			1.5				
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V	
		V <sub>CC</sub> = 6 V	4.2			4.2				
	Low-level input voltage	V <sub>CC</sub> = 2 V	0		0.5	0		0.5		
$V_{IL}$		V <sub>CC</sub> = 4.5 V	0		1.35	0		1.35	V	
		VCC = 6 V	0		1.8	0		1.8		
VI	Input voltage		0		VCC	0		VCC	V	
٧o	Output voltage		0		VCC	0		VCC	V	
		V <sub>CC</sub> = 2 V	0		1000	0		1000		
$t_t$ ‡	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5 V	0		500	0		500	ns	
		VCC = 6 V	0		400	0		400		
TA	Operating free-air temperature		-55		125	-40		85	°C	

<sup>‡</sup> If this device is used in the threshold region (from V<sub>IL</sub>max = 0.5 V to V<sub>IH</sub>min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t<sub>t</sub> = 1000 ns and V<sub>CC</sub> = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	MOITIONS	Vaa	Т	A = 25°C	;	SN54H	IC161	SN74H	C161	UNIT
PARAMETER	TEST CONDITIONS		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL		2 V		0.002	0.1		0.1		0.1	
		$I_{OL} = 20  \mu A$	4.5 V		0.001	0.1		0.1		0.1	
VoL			6 V		0.001	0.1		0.1		0.1	V
		I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
ΙĮ	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	6 V			8		160		80	μΑ
C <sub>i</sub>			2 V to 6 V		3	10		10		10	pF

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			\ ,	T <sub>A</sub> = 25°C		SN54H	IC161	SN74F	IC161	
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	6	0	4.2	0	5	
fclock	Clock frequency	Clock frequency		0	31	0	21	0	25	MHz
			6 V	0	36	0	25	0	29	
			2 V	80		120		100		
		CLK high or low	4.5 V	16		24		20		
	Pulse duration		6 V	14		20		17		ns
t <sub>W</sub>	ruise duration		2 V	80		120		100		115
		CLR low	4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	150		225		190		
		A, B, C, or D	4.5 V	30		45		38		
			6 V	26		38		32		
			2 V	135		205		170		
		LOAD low	4.5 V	27		41		34		
١.	Setup time before CLK↑		6 V	23		35		29		ns
t <sub>su</sub>	Setup time before CENT		2 V	170		255		215		115
		ENP, ENT	4.5 V	34		51		43		
			6 V	29		43		37		
			2 V	125		190		155		
		CLR inactive	4.5 V	25		38		31		
			6 V	21		32		26		
			2 V	0		0		0		
th	Hold time, all synchronous inputs a	Hold time, all synchronous inputs after CLK↑		0		0		0		ns
			6 V	0		0		0		

## SN54HC161, SN74HC161 4-BIT SYNCHRONOUS BINARY COUNTERS

SCLS297A - JANUARY 1996 - REVISED MAY 1997


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V	T,	λ = 25°C	;	SN54F	IC161	SN74H	IC161	UNIT						
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII						
			2 V	6	14		4.2		5								
f <sub>max</sub>			4.5 V	31	40		21		25		MHz						
			6 V	36	44		25		29								
			2 V		83	215		325		270							
		RCO	4.5 V		24	43		65		54							
	CLK		6 V		20	37		55		46							
	CLK		2 V		80	205		310		255							
<sup>t</sup> pd		Any Q	Any Q	4.5 V		25	41		62		51	ns					
			6 V		21	35		53		43							
	ENT	ENT		2 V		62	195		295		245						
			ENT	RCO	4.5 V		17	39		59		49					
				6 V		14	33		50		42						
			2 V		105	210		315		265							
		Any Q	4.5 V		21	42		63		53							
to	CLR		6 V		18	36		54		45	ns						
<sup>t</sup> PHL	CLK		2 V		110	220		330		275	115						
		RCO	4.5 V		22	44		66		55							
			6 V		19	37		56		47							
			2 V		38	75		110		95							
t <sub>t</sub>		Any	Any	Any	Any	Any	Any	Any	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16							

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	60	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 6 \ ns$ ,  $t_f = 6 \ ns$ .
- C. For clock inputs,  $f_{\mbox{max}}$  is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

<u>SCLS297A – JANUARY 1996 – REVISED MAY 1997</u>


#### **APPLICATION INFORMATION**

### n-bit synchronous counters

This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The 'HC161 count in binary. Virtually any count mode (modulo-N, N<sub>1</sub>-to-N<sub>2</sub>, N<sub>1</sub>-to-maximum) can be used with this fast look-ahead circuit.

The application circuit shown in Figure 2 is not valid for clock frequencies above 18 MHz (at  $25^{\circ}$ C and  $4.5^{\circ}$ V V<sub>CC</sub>). The reason for this is that there is a glitch that is produced on the second stage's RCO and every succeeding stage's RCO. This glitch is common to all HC vendors that Texas Instruments has evaluated, in addition to the bipolar equivalents (LS, ALS, AS).






To More Significant Stages

Figure 2



The glitch on RCO is caused because the propagation delay of the rising edge of  $Q_A$  of the second stage is shorter than the propagation delay of the falling edge of ENT. RCO is the product of ENT,  $Q_A$ ,  $Q_B$ ,  $Q_C$ , and  $Q_D$  (ENT  $\times$   $Q_A \times Q_B \times Q_C \times Q_D$ ). The resulting glitch is about 7–12 ns in duration. Figure 3 shows the condition in which the glitch occurs. For simplicity, only two stages are being considered, but the results can be applied to other stages.  $Q_B$ ,  $Q_C$ , and  $Q_D$  of the first and second stage are at logic one, and  $Q_A$  of both stages are at logic zero (1110 1110) after the first clock pulse. On the rising edge of the second clock pulse,  $Q_A$  and RCO of the first stage go high. On the rising edge of the third clock pulse,  $Q_A$  and RCO of the first stage return to a low level, and  $Q_A$  of the second stage goes to a high level. At this time, the glitch on RCO of the second stage appears because of the race condition inside the chip.



The glitch causes a problem in the next stage (stage three) if the glitch is still present when the next rising clock edge appears (clock pulse 4). To ensure that this does not happen, the clock frequency must be less than the inverse of the sum of the clock-to-RCO propagation delay and the glitch duration ( $t_g$ ). In other words,  $t_{max} = 1/(t_{pd} \text{ CLK-to-RCO} + t_g)$ . For example, at 25°C at 4.5-V V<sub>CC</sub>, the clock-to-RCO propagation delay is 43 ns and the maximum duration of the glitch is 12 ns. Therefore, the maximum clock frequency that the cascaded counters can use is 18 MHz. The following tables contain the  $t_{clock}$ ,  $t_{w}$ , and  $t_{max}$  specifications for applications that use more than two 'HC161 devices cascaded together.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V	T <sub>A</sub> = :	25°C	SN54F	IC161	SN74F	IC161	UNIT
		VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>Clock</sub> Clock frequency		2 V	0	3.6	0	2.5	0	2.9	
	Clock frequency	4.5 V	0	18	0	12	0	14	MHz
		6 V	0	21	0	14	0	17	
		2 V	140		200		170		
t <sub>W</sub>	Pulse duration, CLK high or low	4.5 V	28		40		36		ns
		6 V	24		36		30		

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM	то	Vaa	T <sub>A</sub> = 2	25°C	SN54H	IC161	SN74H	IC161	UNIT
	(INPUT)	(OUTPUT)	vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	3.6		2.5		2.9		
f <sub>max</sub>			4.5 V	18		12		14		MHz
			6 V	21		14		17		

NOTE 3: These limits apply only to applications that use more than two 'HC161 devices cascaded together.

If the 'HC161 are used as a single unit, or only two cascaded together, then the maximum clock frequency that the device can use is not limited because of the glitch. In these situations, the device can be operated at the maximum specifications.

A glitch can appear on RCO of a single 'HC161 device, depending on the relationship of ENT to CLK. Any application that uses RCO to drive any input except an ENT of another cascaded 'HC161 must take this into consideration.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated