



# Quartus II Software Design Series : Optimization

*Optimization Techniques –  
Timing Optimization*



# Timing Optimization

- General Recommendations
- Analyzing Timing Failures
- Solving Typical Timing Failures

# General Recommendations


- Clocks
  - I/O
  - Asynchronous Control Signals
- 
- Many of these suggestions are found in Timing Optimization Advisor & Quartus II Handbook

# Clocks

- Optimize for Speed
  - Apply globally
  - Apply hierarchically
  - Apply to specific clock domain
- Enable netlist optimizations
- Enable physical synthesis

# Global Speed Optimization

- Select speed
  - Default is balanced
  - Area-optimized designs may also show speed improvements
- May result in increased logic resource usage




# Individual Optimization

- Optimization Technique logic option
  - Use Assignment Editor or Tcl to apply to hierarchical block
- Speed Optimization Technique for Clock Domains logic option
  - Use Assignment Editor or Tcl to apply to clock domain or between clock domains

# Synthesis Netlist Optimizations

- Further optimize netlists during synthesis
- Types
  - WYSIWYG primitive resynthesis
  - Gate-level register retiming




# WYSIWYG Primitive Resynthesis

- Unmaps 3<sup>rd</sup>-party atom netlist back to gates & then remaps to Altera primitives

- Not intended for use with integrated synthesis

- Considerations


- Node names may change
- 3<sup>rd</sup>-party synthesis attributes may be lost
  - Preserve/keep
- Some registers may be synthesized away






# Gate-Level Register Retiming

- Moves registers across combinatorial logic to balance timing
- Trades between critical & non-critical paths
- Makes changes at gate level



# Physical Synthesis

- Re-synthesis based on fitter output
  - Makes incremental changes that improve results for a given placement
  - Compensates for routing delays from fitter



# Physical Synthesis

## ■ Types

- Targeting performance:
  - Combinational logic
  - Asynchronous signal pipelining
  - Register duplication
  - Register retiming
- Targeting fitting
  - Physical synthesis for combinatorial logic
  - Logic to memory mapping


## ■ Effort

- Trades performance vs. compile time
- Normal, extra or fast

## ■ New or modified nodes appear in Compilation Report

# Combinational Logic

- Swaps look-up table (LUT) ports within LEs to reduce critical path LEs




# Asynchronous Control Signals

- Improve Recovery & Removal Timing
- Make control signal non-global
  - Project-wide
    - Assignments ⇒ Settings ⇒ Fitter Settings ⇒ More Settings
  - Individually
    - Set Global Signal logic option to Off
- Enable “Automatic asynchronous signal pipelining” option (physical synthesis)


# Asynchronous Signal Pipelining

- Adds pipeline registers to asynchronous clear or load signals in very fast clock domains




# Duplication

- High fan-out registers or combinatorial logic duplicated & placed to reduce delay



# Register Retiming

- Uses fewer registers than pipelining
  - Trade off the delay between timing-critical and non-critical paths
  - Reduce switching
  - Does not change logic functionality






# Timing Optimization

- General Recommendations
- Analyzing Timing Failures
- Solving Typical Timing Failures

# Analyzing Timing Failures

- Typical synchronous path
  - Registers can be internal or external to FPGA



	REG1	REG2
<b>Input Failure</b>	External	Internal
<b>Output Failure</b>	Internal	External
<b>Failure within Clock Domain</b>	Internal	Internal

# Slack Equations

## Setup Slack Equation:

$$\underbrace{(\text{latch edge} + T_{\text{clk2}} - T_{\text{su}})}_{\text{Data Required}} - \underbrace{(\text{launch edge} + T_{\text{clk1}} + T_{\text{co}} + T_{\text{data}})}_{\text{Data Arrival}}$$

$T_{\text{su}}$ ,  $T_{\text{h}}$ ,  $T_{\text{co}}$  are usually fixed values; Function of silicon

## Hold Slack Equation:

$$\underbrace{(\text{launch edge} + T_{\text{clk1}} + T_{\text{co}} + T_{\text{data}})}_{\text{Data Arrival}} - \underbrace{(\text{latch edge} + T_{\text{clk2}} + T_{\text{h}})}_{\text{Data Required}}$$

# Slack Equations (cont.)

## Setup Slack Equation:

$$\underbrace{(\text{latch edge} + T_{\text{clk2}} - T_{\text{su}})}_{\text{Data Required}} - \underbrace{(\text{launch edge} + T_{\text{clk1}} + T_{\text{co}} + T_{\text{data}})}_{\text{Data Arrival}}$$

Timing issues  
show up here

## Hold Slack Equation:

$$\underbrace{(\text{launch edge} + T_{\text{clk1}} + T_{\text{co}} + T_{\text{data}})}_{\text{Data Arrival}} - \underbrace{(\text{latch edge} + T_{\text{clk2}} + T_{\text{h}})}_{\text{Data Required}}$$

# Typical Timing Errors

- Clock delays ( $T_{\text{clk1}}$  or  $T_{\text{clk2}}$ )
  - Ripple/gated clocks
  - Non-global routing
- Data path delay ( $T_{\text{data}}$ )
  - Fan-out
  - Too many logic levels
  - Poor placement
  - Physical limitations

# Exploring Failures in Quartus II Software

- Technology Map Viewer
  - Graphically shows number of logic levels
- Chip Planner
  - Graphically shows placement
- TimeQuest path analysis
  - Highlights clock/path delays
  - Highlights fan-out
  - Highlights number of logic levels
  - And just about everything else

# Technology Map Viewer

The screenshot illustrates the process of accessing the Technology Map Viewer. It starts with a 'Setup: CLK' table showing a timing violation for path 1 with a slack of -1.972 and a failure reason of 'iFF'. A right-click context menu is shown over this entry, with 'Locate Endpoints' highlighted. This opens the 'Locate Path' dialog box, where 'Technology Map Viewer' is selected under the 'Locate in' section. Finally, the 'Technology Map Viewer' window is displayed, showing a hierarchical list on the left and a detailed logic diagram on the right. The diagram shows a chain of logic blocks, including 'MULTIPLIER' and 'MULTIPLICAND', with a total delay of 2.837 ns.

Slack	From Node	To Node	Launch Clock	Latch Clock
-1.972	iFF			

Context Menu Options:

- Copy (Ctrl+C)
- Select All (Ctrl+A)
- Undo Sort
- Locate Endpoints**
- Report Timing...
- Set False Path (between nodes)
- Set False Path (between nodes)
- Set Multicycle (between nodes)
- Set Multicycle (between nodes)

Locate Path Dialog:

Locate in:

- ☐ Chip Planner
- ☒ Technology Map Viewer

Technology Map Viewer Window:


Timing | Page 1 of 1 | Total delay: 2.837 ns

Hierarchy List:

- chiptrip
  - Instances
  - Primitives
  - Pins
  - Nets

- Accessing Technology Map Viewer
  - Right-click in TimeQuest report and choose Locate Path or Locate Endpoints
- View number of logic levels in failing paths

# Chip Planner



Choose Chip Planner and the Chip Planner displays the placement, routing & timing information for that path

- Accessing Chip Planner
  - Right-click in TimeQuest report and choose Locate Path or Locate Endpoints
- View placement of nodes in timing path as well as chosen routing



# TimeQuest Path Analysis

Interconnect  
Delay

Logic  
Delay

Clock  
Delay

Data Arrival Path							
	Total	Incr	RF	Type	Fanout	Location	Element
1	0.000	0.000					launch edge time
2	0.000	0.000	R				clock network delay
3	1.800	1.800	R	iExt	1	PIN_26	in1
4	2.642	0.842	RR	CELL	1	IOC_X0_Y5_N2	in1ICOMBOUT
5	7.399	4.757	RR	IC	1	LCCOMB_X1_Y4_N14	inst4IDATAC
6	7.670	0.271	RR	CELL	1	LCCOMB_X1_Y4_N14	inst4ICOMBOUT
7	7.670	0.000	RR	IC	1	LCFF_X1_Y4_N15	instIDATAIN
8	7.754	0.084	RR	CELL	1	LCFF_X1_Y4_N15	inst
Data Required Path							
	Total	Incr	RF	Type	Fanout	Location	Element
1	10.000	10.000					latch edge time
2	10.073	0.073	R				clock network delay
3	10.109	0.036		uTsu	1	LCFF_X1_Y4_N15	inst

Path  
Delays

- Provides ALL detailed information pertaining to timing path

# Further Path Analysis

- Always start with worst slack path(s)
  - Fixing worst path(s) may give Fitter freedom to fix other failing paths
- In TimeQuest reports, list top 50-100 failing paths and look for common source, intermediate or destination nodes
  - Sometimes start or end nodes are bits of same bus
  - Sometimes paths with different source or destination nodes have common intermediate nodes

# Timing Optimization

- General Recommendations
- Analyzing Timing Failures
- Solving Typical Timing Failures

# Solving Typical Timing Failures

*We'll look at some cases of timing failures, how to identify them and possible solutions. It is possible for you to have several at once.*


- 1) Too many logic levels
- 2) Fan-out signals
- 3) Conflicting physical constraints
- 4) Conflicting timing assignments
- 5) Tight timing requirements

# Case 1) Too Many Logic Levels

- Increases  $T_{\text{data}}$ , thus increasing data arrival time
- How to verify
  - Technology Map Viewer on failing path
  - TimeQuest detailed path analysis

# Case 1) Technology Map Viewer


Right-click on failing path and select Locate Endpoints or Path



This path has 8 levels of logic

# Case 1) TimeQuest

Note number of levels of logic in data arrival path



# Case 1) Possible Solutions

- Add multi-cycle assignments if design allows
- Add pipeline registers
  - Reduces logic levels
  - Adds latency
- Enable register retiming (physical synthesis)
  - Redistributes logic around registers reducing number of levels
  - Increases compile time
- Recode logic to be more efficient
  - Reduces logic levels
  - May need to focus on implementation

} Changes Launch  
& Latch Edges

} Changes  $T_{data}$


} Changes  $T_{data}$

} Changes  $T_{data}$



# Case 1) Pipeline Registers

- Add pipeline registers to reduce  $T_{data}$



# Case 1) Focus on Implementation

- HDL coding decisions will **greatly** impact resulting synthesis
  - May need to code with resulting synthesis in mind
- See Quartus II handbook chapter, “Recommended HDL Coding Styles”
- Great material on HDL coding

# Tip #1 - Reduce Embedded IFs

- Don't embed IF statements
  - Use CASE statements instead

## VHDL


```
-- Too many embedded IF statements
process(A, B, C, D, E, F, G, H)
begin
    if A = '1' then
        sig_out <= 1;
    elsif B = '1' then
        sig_out <= 2;
    elsif C = '1' then
        sig_out <= 3;
    elsif D = '1' then
        sig_out <= 4;
    elsif E = '1' then
        sig_out <= 5;
    elsif F = '1' then
        sig_out <= 6;
    elsif G = '1' then
        sig_out <= 7;
    elsif H = '1' then
        sig_out <= 8;
    else
        sig_out <= 9;
    end if;
end process;
```

## Verilog

```
// Too many embedded IF statements
always @(*)
begin
    if (A)
        sig_out <= 1;
    else if (B)
        sig_out <= 2;
    else if (C)
        sig_out <= 3;
    else if (D)
        sig_out <= 4;
    else if (E)
        sig_out <= 5;
    else if (F)
        sig_out <= 6;
    else if (G)
        sig_out <= 7;
    else if (H)
        sig_out <= 8;
    else
        sig_out <= 9;
end
```

# Tip #1 - Reduce Embedded IFs (cont.)

## ■ Resulting hardware interpretation



## Tip #2 - Use System Verilog Unique Case

- Verilog CASE implies one-to-many relationship
- Verilog CASE statement is implemented as a priority encoder
  - i.e. embedded IF statements
- System Verilog is a superset of Verilog
- Use “unique” qualifier to prevent priority encoder

# Unique and Priority

- **unique** and **priority** keywords apply to case statements or if/else chains
- **unique** implies non-overlapping case items or conditional expressions
- **priority** implies just the opposite

```
unique case (state)
```

```
S0:
```

```
S1:
```


```
S2:
```

```
endcase
```

**No more parallel\_case!**

# Enabling SystemVerilog-2005

## ■ GUI



## ■ Source-level control (for IP etc)

```
// synthesis VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
```

```
module(input byte a, b, output logic);
```

## ■ Per-file basis

```
set_global_assignment -name VERILOG_FILE -rev SYSTEMVERILOG_2005
```

## Tip #3: CASE synthesis directives

- Don't use synthesis directives
  - parallel\_case
  - full\_case
- Great paper discusses the perils of CASE synthesis directives
  - "full\_case parallel\_case", the Evil Twins of Verilog Synthesis
    - ([http://www.sunburst-design.com/papers/CummingsSNUG1999Boston\\_FullParallelCase.pdf](http://www.sunburst-design.com/papers/CummingsSNUG1999Boston_FullParallelCase.pdf))



## Case 2) Fan-Out Signals


- Timing failures from fan-out are more often a matter of **where** than of **how many**
  - High fan-out in itself can force nodes to spread out or can result in slow routing
    - Increases routing delay and thus  $T_{\text{data}}$
    - Proximity is key in FPGAs & newer CPLDs
- Typical problem cases:
  - Memory control signals
  - Clock enables

# Case 2) Fan-Out Signals (cont.)

## ■ How to verify

- Locate high fan-out signals as possible causes
  - TimeQuest path analysis
  - Non-Global High Fan-Out Signals table in Compilation Report (Fitter folder ⇒ Resource section)
- Use Chip Planner to verify locations of nodes

# Case 2) Timequest



Fanout of 4108 with interconnect delay of 4.429 ns

## Case 2) Possible Solutions

- Add multi-cycle assignments if design allows
- Put high fan-out signals on globals
  - Reduces delays
  - Subject to resource availability
  - Global insertion delay may make this option not valid
- Turn on physical synthesis
  - Duplicates logic to reduce fan-out
  - Longer compilation time & higher utilization

} Changes Launch  
& Latch Edges

} Changes  $T_{data}$

} Changes  $T_{data}$

## Case 2) Possible Solutions (cont.)

### ■ Use max\_fanout constraints

- Simple to do
- Trial & error process, multiple compiles


Changes  $T_{data}$

### ■ Manual duplication of logic

- Reduces fan-out
- Allows user to intelligently control how each copy is used in design
- May be a time intensive process depending on how signal is distributed

Changes  $T_{data}$

# Case 2) Global Signals




- Examine Fitter report for global & non-global signals
- Fixed number of global signals in a given device
- Fitter algorithms may auto-promote high fan-out signals (see fitter messages)

## Case 2) Global Signals

- Manually promote signals with global assignment
- Thru TCL interface

set\_instance\_assignment -name GLOBAL\_SIGNAL ON -to inst1

- Thru GUI

	From	To	Assignment Name	Value	Enabled
1		 inst1	Global Signal	On	Yes
2	<<new>>	<<new>>	<<new>>		

# Case 2) Physical Synthesis

## ■ Options to try

- Combinational physical synthesis
  - Performs duplication for combinatorial nodes
- Register duplication

## ■ See Quartus II handbook chapter “Netlist Optimizations & Physical Synthesis”

- Explains features in detail
- Lists caveats and exceptions




## Case 2) MAX\_FANOUT Constraint

- Controls the number of destinations so the fan-out count does not exceed the value specified

- Thru TCL interface

set\_instance\_assignment -name MAX\_FANOUT <integer> -to <instance>

- Thru GUI

	From	To	Assignment Name	Value	Enabled
1		 inst1	Maximum Fan-Out	64	Yes
2	<<new>>	<<new>>	<<new>>		


# Case 2) Manual Duplication

## ■ Two methods:

1. Manual duplication in source code
2. Manual Logic Duplication assignment

## ■ Manual Logic Duplication Assignment

- Duplicates the source node, and uses the new duplicated node to fan out to the destination node



## Case 2) Manual Duplication (cont.)

### ■ Thru TCL interface

set\_instance\_assignment -name duplicate\_atom **dup\_node** -from from\_node -to to\_node

### ■ Thru GUI


Name of  
duplicated  
node

From	To	Assignment Name	Value
from_node	to_node	Manual Logic Duplication	dup_node

## Case 3) Conflicting Physical Assignments

- Physical location assignments place registers too far apart
  - Increases  $T_{\text{data}}$  and setup analysis fails
- How to verify
  - Chip Planner
    - Locate timing path from TimeQuest

## Case 3) Chip Planner




With setup issues, flops are usually too far apart

Why has fitter placed the flops so far apart?

# Case 3) Explanation

- Due to conflicting Physical Requirements
- For Example
  - Memory interfaces on either ends of the device
  - Signals feeding both interfaces
  - No-Win scenario for Fitter
    - If REG is put near DDR I/F 1, path to DDR I/F 2 fails
    - If REG is put near DDR I/F 2, path to DDR I/F 1 fails



## Case 3) Checks

- Which location constraints are interacting?
  - i.e. pin, register, etc.
- Are registers constrained to IO elements?
  - i.e. Fast {Input | Output | Output Enable} Register assignments
- Are there LogicLock Regions?

# Case 3) Possible Solutions

- Add multi-cycle assignments if design allows
- Re-evaluate all location assignments
  - Simple to do
  - May be limited by design requirements
- Turn on physical synthesis
  - Duplicates logic to reduce fan-out
  - Longer compilation & possibly higher utilization

} Changes Launch  
& Latch Edges

} Changes  $T_{data}$

} Changes  $T_{data}$



## Case 3) Possible Solutions (cont.)

### ■ Add pipeline registers

- Reduces logic levels
- Adds latency

Changing  $T_{data}$

### ■ Manual duplication of logic


- Reduces fan-out
- Long & laborious trial and error process

Changing  $T_{data}$

# Case 4) Conflicting Timing Assignments

- Fitter can't honor multiple assignments constraining path
  - Ex. Setup vs. hold; Clock vs. I/O
- How to verify
  - Use Chip Planner

# Case 4) Chip Planner



With hold issues, flops are usually too close together

Why has fitter placed the flops so close together?

# Case 4) Analysis

- Due to competing timing assignments
- Examining timing constraints that affect path
  - Examples
    - set\_max\_delay vs. set\_min\_delay
    - Path-based constraint vs. clock constraint

# Case 4) Possible Solutions

- Add multi-cycle assignments if design allows
- Re-evaluate all timing assignments
  - Simple to do
  - May be limited by design requirements
- Turn on physical synthesis
  - Duplicates logic to reduce fan-out
  - Longer compilation & possibly higher utilization

} Changes Launch  
& Latch Edges

} Changes  $T_{data}$


} Changes  $T_{data}$

## Case 5) Tight Timing Requirements

- Fitter can't honor assignments as they are unobtainable
- How to verify
  - Use TimeQuest to verify path timing after all other cases have been ruled out
    - No fan-out, logic level, timing, skew or location issues

## Case 5) Example: Output I/O Failing

- Flop is packed into IO element (best placement)
- Setup timing requirement is very tight
  - Board delays, capacitive loading, etc.
  - $T_{\text{period}} < (T_{\text{co}} + T_{\text{data}} + T_{\text{CL}} + T_{\text{su}})$
- How do you achieve timing?



# Case 5) Slack Equations

Setup Slack Equation:

$$\underbrace{(\text{latch edge} + T_{\text{clk2}} - T_{\text{su}})}_{\text{Data Required}} - \underbrace{(\text{launch edge} + T_{\text{clk1ext}} + T_{\text{clk1int}} + T_{\text{co}} + T_{\text{data}})}_{\text{Data Arrival}}$$

Hold Slack

$$\underbrace{(\text{launch edge} + T_{\text{clk1ext}} + T_{\text{clk1int}} + T_{\text{co}} + T_{\text{data}})}_{\text{Data Arrival}} - \underbrace{(\text{latch edge} + T_{\text{clk2}} + T_{\text{h}})}_{\text{Data Required}}$$

**What can we change?**



## Case 5) Slack Equations (cont.)

- Assuming that the board layout was done, we can make the following argument for change:

### Setup Slack Equation:

$$\underbrace{(\text{latch edge} + \cancel{T_{\text{clk2}}} - \cancel{T_{\text{su}}})}_{\text{Data Required}} - \underbrace{(\text{launch edge} + \cancel{T_{\text{clk1ext}}} + T_{\text{clk1int}} + \cancel{T_{\text{co}}} + \cancel{T_{\text{data}}})}_{\text{Data Arrival}}$$

### Hold Slack Equation:

$$\underbrace{(\text{launch edge} + \cancel{T_{\text{clk1ext}}} + T_{\text{clk1int}} + \cancel{T_{\text{co}}} + \cancel{T_{\text{data}}})}_{\text{Data Arrival}} - \underbrace{(\text{latch edge} + \cancel{T_{\text{clk2}}} + \cancel{T_{\text{h}}})}_{\text{Data Required}}$$

# Case 5) What Can Be Changed?


- $T_{su}$ ,  $T_h$ ,  $T_{co}$ ,  $T_{data}$ ,  $T_{clk1ext}$ ,  $T_{clk2}$  are fixed values
  - Can't change these
- We can only change
  - Launch/latch edge relationship
  - Clock path delay inside the FPGA ( $T_{clk1int}$ )

# Case 5) – Possible Solutions

- Add multi-cycle assignments if design allows
  - Shift source clock
    - Pro: simple work-around
    - Con: subject to resource availability
      - If we shift source clock, we need to add multi-cycle assignment
  - Selecting faster clock routing, if available
- Changes Launch & Latch Edges
- Changes Launch & Latch Edges
- Changes  $T_{clk1int}$


## Case 5) Shifting $T_{\text{clk1int}}$

- Steal margin from **REG0-REG1** timing to make up for shortfall in **REG1-REG2** timing
- Use PLL to shift  $T_{\text{clk1int}}$  by failing amount
  - Launch data earlier on **REG1** with respect to input clock



## Case 5) Input I/O Paths – shifting $T_{\text{clk2int}}$

- Handle similar to example output path
  - Re-evaluate input constraint
  - Use PLL to shift or delay clock ( $T_{\text{clk2int}}$ ) driving input registers




## Case 5) Important Note on Shifting $T_{\text{clk2int}}$

- The destination clock is a delayed version of the source clock
- By shifting  $T_{\text{clk2int}}$ , a multi-cycle assignment is needed at the destination

# Case 5) Example: Shifting $T_{\text{clk2int}}$

$$F_{\text{destination}} = F_{\text{source}} + \text{Phase Shift}$$



For this case:  $\text{DMS} = 2$  and  $\text{DMH} = 1$

# Solving Timing Failures Review

- 1) Too many logic levels
  - 2) Fan-out signals
  - 3) Conflicting physical constraints
  - 4) Conflicting timing assignments
  - 5) Tight timing requirements
- 
- These are common examples
  - Must know and understand design to choose best solution