

Quartus II Software Design Series : Optimization

Optimization Techniques – Timing Optimization







Timing Optimization

- General Recommendations
- Analyzing Timing Failures
- Solving Typical Timing Failures



General Recommendations

- Clocks
- I/O
- Asynchronous Control Signals

 Many of these suggestions are found in Timing Optimization Advisor & Quartus II Handbook




Clocks

- Optimize for Speed
 - Apply globally
 - Apply hierarchically
 - Apply to specific clock domain
- Enable netlist optimizations
- Enable physical synthesis



Global Speed Optimization

- Select speed
 - Default is balanced
 - Area-optimized designs may also show speed improvements
- May result in increased logic resource usage






Individual Optimization

- Optimization Technique logic option
 - Use Assignment Editor or Tcl to apply to hierarchical block
- Speed Optimization Technique for Clock Domains logic option
 - Use Assignment Editor or Tcl to apply to clock domain or between clock domains



Synthesis Netlist Optimizations

- Further optimize netlists during synthesis
- Types
 - WYSIWYG primitive resynthesis
 - Gate-level register retiming






WYSIWYG Primitive Resynthesis

- Unmaps 3rd-party atom netlist back to gates & then remaps to Altera primitives
 - Not intended for use with integrated synthesis

Considerations


- Node names may change
- 3rd-party synthesis attributes may be lost
 - Preserve/keep
- Some registers may be synthesized away





Gate-Level Register Retiming


- Moves registers across combinatorial logic to balance timing
- Trades between critical & non-critical paths
- Makes changes at gate level





Physical Synthesis

- Re-synthesis based on fitter output
 - Makes
 incremental
 changes that
 improve results
 for a given
 placement
 - Compensates for routing delays from fitter





Physical Synthesis

Types

- Targeting performance:
 - Combinational logic
 - Asynchronous signal pipelining
 - Register duplication
 - Register retiming
- Targeting fitting
 - Physical synthesis for combinatorial logic
 - Logic to memory mapping


Effort

- Trades performance vs. compile time
- Normal, extra or fast
- New or modified nodes appear in Compilation Report



Combinational Logic

Swaps look-up table (LUT) ports within LEs to reduce critical path LEs






Asynchronous Control Signals

- Improve Recovery & Removal Timing
- Make control signal non-global
 - Project-wide
 - Assignments ⇒ Settings ⇒ Fitter Settings ⇒ More Settings
 - Individually
 - Set Global Signal logic option to Off
- Enable "Automatic asynchronous signal pipelining" option (physical synthesis)



Asynchronous Signal Pipelining


 Adds pipeline registers to asynchronous clear or load signals in very fast clock domains





Duplication


High fan-out registers or combinatorial logic duplicated & placed to reduce delay





Register Retiming

- Uses fewer registers than pipelining
 - Trade off the delay between timing-critical and non-critical paths
 - Reduce switching
 - Does not change logic functionality






Timing Optimization

- General Recommendations
- Analyzing Timing Failures
- Solving Typical Timing Failures



Analyzing Timing Failures

- Typical synchronous path
 - Registers can be internal or external to FPGA



	REG1	REG2	
Input Failure	External	Internal	
Output Failure	Internal	External	
Failure within Clock Domain	Internal	Internal	



Slack Equations

Setup Slack Equation:

Hold Slack Equation:

T_{su}, T_h, T_{co} are usually fixed values; Function of silicon



Slack Equations (cont.)

Setup Slack Equation:



Hold Slack Equation:

Timing issues show up here

Typical Timing Errors

- Clock delays (T_{clk1} or T_{clk2})
 - Ripple/gated clocks
 - Non-global routing
- Data path delay (T_{data})
 - Fan-out
 - Too many logic levels
 - Poor placement
 - Physical limitations




Exploring Failures in Quartus II Software

- Technology Map Viewer
 - Graphically shows number of logic levels
- Chip Planner
 - Graphically shows placement
- TimeQuest path analysis
 - Highlights clock/path delays
 - Highlights fan-out
 - Highlights number of logic levels
 - And just about everything else




Technology Map Viewer



- Accessing Technology Map Viewer
 - Right-click in TimeQuest report and choose Locate Path or Locate Endpoints
- View number of logic levels in failing paths



Chip Planner



- Accessing Chip Planner
 - Right-click in TimeQuest report and choose Locate Path or Locate Endpoints
- View placement of nodes in timing path as well as chosen routing



TimeQuest Path Analysis

Interconnect Delay		Logic Delay			Clock Delay			
Da	ata Arriv	al Path		-12	22 /	GQ24		
	Total	Incr	RF	Туре	Fanout	Location	Element	
1	0.000	0.000		4			launch edge time	
2	0.000	0.000	R	29		j	clock network delay	
3	1.800	1.800	R	iExt /	1	PIN_26	in1	/
4	2.642	0.842	RR	CELL	1	IOC_X0_Y5_N2	in1 COMBOUT	/
5	7.399	4.757	RR	IC	1	LCCOMB_X1_Y4_N14	inst4 DATAC	
6	7.670	0.271	RR	CELL	1	LCCOMB_X1_Y4_N14	inst4 COMBOUT	Path
7	7.670	0.000	RR	IC	1	LCFF_X1_Y4_N15	inst DATAIN	
8	7.754	0.084	RR	CELL	1	LCFF_X1_Y4_N15	inst	Delays
Da	ata Regu	ired Path	4					
	Total	Incr	RF	Туре	Fanout	Location	Element	
1	10.000	10.000					latch edge time	
2	10.073	0.073	R				clock network delay	1
-	10.109	0.036	1	uTsu	1	LCFF_X1_Y4_N15	inst	

Provides ALL detailed information pertaining to timing path



Further Path Analysis

- Always start with worst slack path(s)
 - Fixing worst path(s) may give Fitter freedom to fix other failing paths
- In TimeQuest reports, list top 50-100 failing paths and look for common source, intermediate or destination nodes
 - Sometimes start or end nodes are bits of same bus
 - Sometimes paths with different source or destination nodes have common intermediate nodes



Timing Optimization

- General Recommendations
- Analyzing Timing Failures
- Solving Typical Timing Failures



Solving Typical Timing Failures

We'll look at some cases of timing failures, how to identify them and possible solutions. It is possible for you to have several at once.

- Too many logic levels
- Fan-out signals
- Conflicting physical constraints 3)
- Conflicting timing assignments
- Tight timing requirements 5)




Case 1) Too Many Logic Levels

- Increases T_{data}, thus increasing data arrival time
- How to verify
 - Technology Map Viewer on failing path
 - TimeQuest detailed path analysis



Case 1) Technology Map Viewer

Right-click on failing path and select Locate Endpoints or Path




This path has 8 levels of logic



Case 1) TimeQuest

Note number of levels of logic in data arrival path





Case 1) Possible Solutions


- Add multi-cycle assignments if design allows
- Add pipeline registers
 - Reduces logic levels
 - Adds latency
- Enable register retiming (physical synthesis)
 - Redistributes logic around registers reducing number of levels
 - Increases compile time
- Recode logic to be more efficient
 - Reduces logic levels
 - May need to focus on implementation

```
Changes Launch
& Latch Edges
    Changes T<sub>data</sub>
    Changes T
   Changes T<sub>data</sub>
```



Case 1) Pipeline Registers

Add pipeline registers to reduce T_{data}





Case 1) Focus on Implementation

- HDL coding decisions will greatly impact resulting synthesis
 - May need to code with resulting synthesis in mind
- See Quartus II handbook chapter, "Recommended HDL Coding Styles"
- Great material on HDL coding



Tip #1 - Reduce Embedded IFs

- Don't embed IF statements
 - Use CASE statements instead

VHDL

```
-- Too many embedded IF statements
process(A, B, C, D, E, F, G, H)
begin
  if A = '1' then
      siq out <= 1:
   elsif \overline{B} = '1' then
      siq out <= 2;
   elsif C = '1' then
      siq out <= 3;
   elsif D = '1' then
      siq out <= 4;
   elsif E = '1' then
      sia out <= 5:
   elsif F = '1' then
      siq out <= 6;
   elsif G = '1' then
      sia out <= 7:
   elsif H = '1' then
      siq out <= 8;
   else
      siq out <= 9;
   end if:
end process:
```


Verilog

```
// Too many embedded IF statements
always @(*)
begin
   if (A)
      siq out <= 1;
   else if (B)
      siq out <= 2;
   else if (C)
      siq out <= 3:
   else if (D)
      siq out <= 4;
   else if (E)
      siq out <= 5;
   else if (F)
      siq out <= 6;
   else if (G)
      siq out <= 7;
   else if (H)
      siq out <= 8;
   else
      sig_out <= 9;
end
```



Tip #1 - Reduce Embedded IFs (cont.)

Resulting hardware interpretation





Tip #2 - Use System Verilog Unique Case

- Verilog CASE implies one-to-many relationship
- Verilog CASE statement is implemented as a priority encoder
 - i.e. embedded IF statements
- System Verilog is a superset of Verilog
- Use "unique" qualifier to prevent priority encoder



Unique and Priority

- unique and priority keywords apply to case statements or if/else chains
- unique implies non-overlapping case items or conditional expressions
- priority implies just the opposite

unique case (state)

SO:

S1:

No more parallel_case!


S2:

endcase



Enabling SystemVerilog-2005

GUI



Source-level control (for IP etc)

```
// synthesis VERILOG INPUT VERSION SYSTEMVERILOG 2005
module(input byte a, b, output logic);
```

Per-file basis

set global assignment -name VERILOG FILE -rev SYSTEMVERILOG 2005



Tip #3: CASE synthesis directives

- Don't use synthesis directives
 - parallel_case
 - full case
- Great paper discusses the perils of CASE synthesis directives
 - "full_case parallel_case",the Evil Twins of Verilog Synthesis
 - (http://www.sunburstdesign.com/papers/CummingsSNUG1999Boston_FullParallelCase.pdf)



Case 2) Fan-Out Signals

- Timing failures from fan-out are more often a matter of where than of how many
 - High fan-out in itself can force nodes to spread out or can result in slow routing
 - Increases routing delay and thus T_{data}
 - Proximity is key in FPGAs & newer CPLDs
- Typical problem cases:
 - Memory control signals
 - Clock enables




Case 2) Fan-Out Signals (cont.)

How to verify

- Locate high fan-out signals as possible causes
 - TimeQuest path analysis
 - Non-Global High Fan-Out Signals table in Compilation Report (Fitter folder ⇒Resource section)
- Use Chip Planner to verify locations of nodes



Case 2) Timequest



Fanout of 4108 with interconnect delay of 4.429 ns



Case 2) Possible Solutions

Add multi-cycle assignments if design allows

Changes Launch & Latch Edges

- Put high fan-out signals on globals
 - Reduces delays
 - Subject to resource availability
 - Global insertion delay may make this option not valid

Changes i

- Turn on physical synthesis
 - Duplicates logic to reduce fan-out
 - Longer compilation time & higher utilization

Changes T_{data}



Case 2) Possible Solutions (cont.)

Use max fanout constraints

- Simple to do
- Trial & error process, multiple compiles

Changes T_{data}


Manual duplication of logic

- Reduces fan-out
- Allows user to intelligently control how each copy is used in design
- May be a time intensive process depending on how signal is distributed

Changes T_{data}



Case 2) Global Signals



- Examine Fitter report for global & non-global signals
- Fixed number of global signals in a given device
- Fitter algorithms may autopromote high fan-out signals (see fitter messages)



Case 2) Global Signals

- Manually promote signals with global assignment
- Thru TCL interface

set_instance_assignment -name GLOBAL_SIGNAL ON -to inst1

Thru GUI

	From	То	Assignment Name	Value	Enabled
1			Global Signal	On	Yes
2	< <new>></new>	< <new>></new>	< <new>></new>		



Case 2) Physical Synthesis

- Options to try
 - Combinational physical synthesis
 - Performs duplication for combinatorial nodes
 - Register duplication
- See Quartus II handbook chapter "Netlist Optimizations & Physical Synthesis"
 - Explains features in detail
 - Lists caveats and exceptions



Case 2) MAX_FANOUT Constraint

- Controls the number of destinations so the fan-out count does not exceed the value specified
- Thru TCL interface

set_instance_assignment -name MAX_FANOUT <integer> -to <instance>

Thru GUI

		From	То	Assignment Name	Value	Enabled
1			inst1	Maximum Fan-Out	64	Yes
2	2	< <new>></new>	< <new>></new>	< <new>></new>		




Case 2) Manual Duplication

Two methods:

- Manual duplication in source code
- Manual Logic Duplication assignment

Manual Logic Duplication Assignment

Duplicates the source node, and uses the new duplicated node to fan out to the destination node





Case 2) Manual Duplication (cont.)

Thru TCL interface

set_instance_assignment -name duplicate_atom dup_node -from from_node -to to_node

Thru GUI

Name of duplicated node

From	То	Assignment Name	Value
from_node	to_node	Manual Logic Duplication	dup_node




Case 3) Conflicting Physical Assignments

- Physical location assignments place registers too far apart
 - Increases T_{data} and setup analysis fails
- How to verify
 - Chip Planner
 - Locate timing path from TimeQuest



Case 3) Chip Planner



With setup issues, flops are usually too far apart

Why has fitter placed the flops so far apart?






Case 3) Explanation

Due to conflicting Physical Requirements

For Example

- Memory interfaces on either ends of the device
- Signals feeding both interfaces
- No-Win scenario for Fitter
 - If REG is put near DDR I/F 1, path to DDR I/F 2 fails
 - If REG is put near DDR I/F 2, path to DDR I/F 1 fails





Case 3) Checks

- Which location constraints are interacting?
 - i.e. pin, register, etc.

- Are registers constrained to IO elements?
 - i.e. Fast {Input | Output | Output Enable} Register assignments
- Are there LogicLock Regions?



Case 3) Possible Solutions

Add multi-cycle assignments if design allows

Changes Launch J & Latch Edges

- Re-evaluate all location assignments
 - Simple to do
 - May be limited by design requirements

Changes i

- Turn on physical synthesis
 - Duplicates logic to reduce fan-out
 - Longer compilation & possibly higher utilization

Changes T



Case 3) Possible Solutions (cont.)

- Add pipeline registers
 - Reduces logic levels
 - Adds latency

Ehanging T_{data}

- Manual duplication of logic
 - Reduces fan-out
 - Long & laborious trial and error process

Changing T_{data}




Case 4) Conflicting Timing Assignments

- Fitter can't honor multiple assignments constraining path
 - Ex. Setup vs. hold; Clock vs. I/O
- How to verify
 - Use Chip Planner



Case 4) Chip Planner



With hold issues, flops are usually too close together

Why has fitter placed the flops so close together?



Case 4) Analysis

- Due to competing timing assignments
- Examining timing constraints that affect path
 - Examples
 - set_max_delay vs. set_min_delay
 - Path-based constraint vs. clock constraint



Case 4) Possible Solutions

Add multi-cycle assignments if design allows

Changes Launch J& Latch Edges

- Re-evaluate all timing assignments
 - Simple to do
 - May be limited by design requirements

Changes [†]

- Turn on physical synthesis
 - Duplicates logic to reduce fan-out
 - Longer compilation & possibly higher utilization

Changes T_{data}



Case 5) Tight Timing Requirements

 Fitter can't honor assignments as they are unobtainable


How to verify

- Use TimeQuest to verify path timing after all other cases have been ruled out
 - No fan-out, logic level, timing, skew or location issues



Case 5) Example: Output I/O Failing


- Flop is packed into IO element (best placement)
- Setup timing requirement is very tight
 - Board delays, capacitive loading, etc.
 - $T_{period} < (T_{co} + T_{data} + T_{CL} + T_{su})$
- How do you achieve timing?





Case 5) Slack Equations

Setup Slack Equation:





Case 5) Slack Equations (cont.)

Assuming that the board layout was done, we can make the following argument for change:

Setup Slack Equation:

Hold Slack Equation:



Case 5) What Can Be Changed?

- T_{su}, T_h, T_{co}, T_{data}, T_{clk1ext}, T_{clk2} are fixed values
 - Can't change these
- We can only change
 - Launch/latch edge relationship
 - Clock path delay inside the FPGA (T_{clk1int})



Case 5) – Possible Solutions

Add multi-cycle assignments if design allows

Changes Launch & Latch Edges

- Shift source clock
 - simple work-around – Pro:
 - Con: subject to resource availability
 - If we shift source clock, we need to add multicycle assignment

Changes Launch & Latch Edges


Selecting faster clock routing, if available

·Changes T_{clk1int}



Case 5) Shifting T_{clk1int}


- Steal margin from REG0-REG1 timing to make up for shortfall in REG1-REG2 timing
- Use PLL to shift T_{clk1int} by failing amount
 - Launch data earlier on REG1 with respect to input clock





Case 5) Input I/O Paths – shifting T_{clk2int}

- Handle similar to example output path
 - Re-evaluate input constraint
 - Use PLL to shift or delay clock (T_{clk2int}) driving input registers





Case 5) Important Note on Shifting T_{clk2int}


The destination clock is a delayed version of the source clock

By shifting T_{clk2int}, a multi-cycle assignment is needed at the destination



Case 5) Example: Shifting T_{clk2int}

$$F_{destination} = F_{source} + Phase Shift$$



For this case: DMS = 2 and DMH = 1



Solving Timing Failures Review

- Too many logic levels 1)
- Fan-out signals
- Conflicting physical constraints 3)
- Conflicting timing assignments 4)
- Tight timing requirements 5)
- These are common examples
- Must know and understand design to choose best solution

