

DIGITAL DESIGN

ASSIGNMENT REPORT

ASSIGNMENT ID: 4


Student Name: 杨钰城


Student ID: 12112323

PART 1: DIGITAL DESIGN THEORY


Provide your answers here:

agram			Itiplexers. Draw the log			
ve use	one	multiplexers	to express out	carry c'	and	onother
expresses	outpu	t "s"		^ ·		
in put	variab	les:	out	put		
	В	X	C	8		
0	0	0	0	0		
0	0		0	1	_	
0		0	0			
0	0	0	0	0	-	
ì	o	ĭ		0		
	l	D	,	0		
i	1	ı	i	1		
'		.c	.0			
		_ `	S			
0.		├ × <u> </u>				
X	4					
×	_	×-				
	7-1-1					
A						
В						
0 = a i=t = \ D :				22 110101		
aw the logic o	752	ence generator to g	enerate the sequen	ce 110101. —		
		need at	loost the	0404-	L., 4 1	01 020
2-126	we	need at	least three	States	but 1	ol ayea
L	60 11	in nond	four stat	-0.0		






the io	gic diagra	m.		-			123								
				eight	t	unuse	d	State	ట						
	clk		QA		Q ₂		Q٠		Q _o		o U	the	St	ate.	s ans
			0		J		0		Ö	1	Lnusa				
	XTTTTT		١		0		l		D		they		rep		
	1		١		l		0		l		the	unu			tec o
	个		O		1		1		O						the
	十		1		0		1		1	V	Olid	st	ates		
	个		O		1		0								
	十		0		0		1		0						
	1		1		O		0		ı						
ιĸ		QA		Q2		Q٠		Qo		2			next	St	ate
		0		Ī		0		0		2			10		0
X \wedge \wedge \wedge \wedge \wedge \wedge		ı		0		l		O		0			1 1	0	
个		1		l		0		l		0			01	1	•
个		O		1		l		O		0).		1	0 1	
十		1		0		1		1		0			O	10	1
个		O		1		0		1		0			0	Ol	ס
个		0		0		1		0		0	<u> </u>		1	0	01
1		1		0		0		l		0			0	0	0
个		O		0		0		อ		1	2	1 - 5?	ſο	× ×	2 ار 8
1		ı		0		0		0		i		-2			<u>-</u> ار′
		Tí -		ĭ		0		Ð		T.			14	/	
<u>۴</u> ۴				i		ı		0		1					
ή.				i		1		1		0					
		0		1		ì		ĺ		0					
4 7		0		0			1	ĺ		0					
·		0		ŏ			2	i		0					



• (20 points) Design a synchronous counter that has the following sequence: 0010, 0110, 1001, 1000, 1100, 1101, and repeat. From the undesired states the counter must always go to 0010 on the next clock pulse. Draw the logic

0	Q _c	Ø _D	QA	ØB	QL	ØD	
	0	0				-	
0			O	0	1	ס	
0	0	l l	0	O		O	
0	ı	0	0		1	0	
0	1	1	ပ	D	1	ס	
ı	O	0	0	0	ı	ס	
	0		0	0	_\ \	0	
	0	1 0	1 0 0	1 0 0 0	1 0 0 0 0	1 0 0 0 1	1000010




QA = QA QC Qpt BARBQC + QA QB QCQp'

QB = QA QC Qpt QAQB QCQp' = CQAQC + QA QB QC) Upo'

QC = BBQD + QA QB + QAQB + QAQB QC Qp' = CQA @QC) QB Qp'


QD = QA'QB QC Qp' + QAQB QC Qp' = CQA @QC) QB Qp'



• (15 points) Implement a BCD ripple counter using a four bit binary ripple counter with asynchronous clear and external NAND gates. Draw the logic diagram.

 $2^{4-1} < 9 < 2^{4}$ use four Tff


When $Q_3Q_2Q_1Q_0 = 1010$ the Counter should be rested



- (15 points) Determine the input equations for a BCD counter that uses
 - only JK flip-flops, and
 only D flip-flops.

Compare these two designs and the one given in the lecture that uses only T flip-flops. Determine which one is the most efficient and why.

	K. Pl					n	ext	,		F-F	inpu	ŧ				
	Az							A٥	_		Ja		Ja	KAI	JA. KA.	
O	O	0	O	ě	0	0	O	1		X				X	ΙX	
O	0	0	l		0	٥	l	O	0	X	Ø	×	ι	X	XI	
0	٥	l	0		0	٥	1	1	0	X	0	×	X	0	lχ	
0	0	ı	1		0	l	O	D	0	X	L	×	X	1	XI	
0	l	υ	٥		O	(Ć	1	0	X	×	0	0	X	١x	
Ö	1	O	(O	1	l	U	O	X	X	0	1	X	X 1	
O	1	l	J		υ	l	l	1	6	X	X	0	X	0	1×	
Q	ı	- (1		l		S		l	X	X	1	X	l	X I	
١	0	0	0		l	O	S	1	X	0	0	X	0	X	ιx	
l	0	0	_1		0	٥	0	ס	X	1	0	X	0	X	× /	



D-FF					
Presen V	next	F-F input			
Az Az A. A.	A, A, A.A.	$\nu_{\rm 3}$	D_2	\mathcal{D}_{1}	D.
0 0 0 0	0001	0	0	O	1
0001	0010	Ö	0	,	D
0000	0011	0	0	i	1
0011	0 100	0		0	Ö
0 1 0 0	0101	0	1	0	1
0101	טווט	0	l l	1	o
0110	0111	0	i	i	1
0111	1000	ĭ	0	D	ò
1000	1001	i	Ø	0	Ĭ
1001	0000	0	0	0	0
		0		J	
A.A. 00 01 11 10	AA) 00 01 11 10	A ₃ A ₂ A ₁ A ₀	0 01 11]	
00 0 0 0 0	AA2 00 01 11 10	- J 1	0 1 0	1	
0,0010	0, 1 1 0 1		0 1 0		
11 × × × ×	11 × × × ×		(x x		
x x O l ol	10 0 0 X X		OOX		
	DAZ		DAI	^	
Das	V / C	. 1 . 1 D.	- 4 1	\ A_ + A.	A.'
DA3= A2A, A. tAxA'.	PA2= A2A1+ A2A	A CAIASATO	1= /B/A	1 73 1 750	
7.0					
_A,Ao					
A3A2 00 01 11 10	Lacou	se J-k F-f	1150 10	oc c Onfec	C
00 1 0 01					
0, (00)	logic l	zes up less and is easier	spuce,	nus u	Cichy C 1
11 X X X X	ware t	and is easier	· W W	winding	
10 1 0 X X					
DAD = Ab					
VAU - 173					