



# DIGITAL DESIGN

LAB1 USING VIVADO + FPGA DEVELOPMENT BOARD(MINISYS/EGO1)

2022 FALL TERM

# TOPICS

- Experimental Platform

EDA tool (Vivado 2017.4) + FPGA Development Board(EGO1/Minisys)

- Vivado installation tips
- FPGA Development Board(EGO1/Minisys) introduction

- 1st Lab on Digital Logic course

- Build a Vivado project, add circuit design file and constraint file
- Connect Vivado with FPGA Development Board and program the FPGA chip
- Test the circuit which runs on the FPGA chip


- Questions and Exercises

# EXPERIMENTAL PLATFORM: EDA + FPGA DEVELOPMENT BOARD

- Vivado (a type of EDA tools)
  - Vivado is a design environment for FPGA products from Xilinx, and is tightly-coupled to the architecture of such chips, and cannot be used with FPGA products from other vendors.
  - Vivado enables developers to synthesize (compile) their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer.
  - The version we choose is Vivado 2017.4
- Installation of Vivado (20 G free hard disk space is suggested)
  - **Attention: the name of the directory which includes installation package MUST NOT containing Chinese and space characters.**




# FPGA DEVELOPMENT BOARD(MINISYS)



- Power Interface (17)
- USB-JTAG Interface (21)
- **Artix 7 FPGA chip (10)**
- SRAM (9)
- **Seven-Segment Digital Tube (1)**
- **Mini Keyboard (3)**
- **Dial Switch \*24 (5)**
- **LED \*24 (4)**



# FPGA DEVELOPMENT BOARD(EGO1)



- Power Switch (1)
- Potentiometer (2)
- Button \* 5 (3)
- Dial switch \* 16 (4)
- Reset Button (5)
- Seven-Segment Digital Tube \* 8 (6)
- **Artix 7 FPGA chip (7)**

# VIVADO(2017.4) INSTALLATION (TIPS1)

<ftp://10.20.118.226/>

account: [ftp-d-logic](#)

password: [ggsddu](#)



**Download** two files from FTP site to your PC:

**Attention:** Before coping, make sure there is enough free space in the destination disk.

1) Installation package:

“Xinlinx\_Vivado\_SDK\_2017.4\_1216\_1.rar”

2) Lisence file: “xinlin\_ise\_vivado\_2017.lic”



**Decompress** the compressed package “Xinlinx\_Vivado\_SDK\_2017.4\_1216\_1.rar”, find the file “xsetup.exe”, **double click** it to start the installation.




## ATTENTION:

The FTP site is only valid for the user who are in Sustech compus.

If you are not in the compus, get all the files used for Vivado installation from the Baidu disk (webpage : <https://pan.baidu.com/s/1MfeMCk2igcsf1WEQA49ObA> key: [fhr4](#))


# VIVADO(2017.4) INSTALLATION (TIPS2)

Following the steps below






# VIVADO(2017.4) INSTALLATION (TIPS3)



It's suggested to install the "Vivado HL System Edition" because of its "complete device support" and "Documentation Navigator" .




# VIVADO(2017.4) INSTALLING (TIPS4)



The size of “Vivado HL system Edition” is huge. It is strongly recommended to select **ONLY WHAT IS NEEDED TO INSTALL!!**

The options in the left figure are enough for both the Digital Logic course and Computer Organization course.

# VIVADO INSTALLING (TIPS4)



At the end of the installing, **load license** as shown in the left figure.


## ATTENTION:

The license file(with “.lic” as its suffix) could be in **ANYWHERE** of your computer which is now doing the Vivado installation.

“□□□□□□□□□□” here is just a demo on my computer, **NOT MUST**.

# USING VIVADO + FPGA DEVELOPMENT BOARD

Follow the Following steps to make your designed circuit implement on the FPGA chip, test the circuit on the board which is embeded with the FPGA chip and other input/output device(s).



# USING VIVADO + FPGA DEVELOPMENT BOARD(1)

**STEP1-1. Create project**, select “**rtl type**” as its **type**, determin the **project’s name and location**(the name and location of the project **MUST NOT** containing Chinese characters), select the corresponding **FPGA chip name**.

The image displays three sequential screenshots of the Vivado 'New Project' wizard interface.

- First Screenshot:** The 'Create a New Vivado Project' screen. It includes the Vivado logo and a brief introduction to the wizard. At the bottom, there are buttons for '< Back', 'Next >', 'Finish', and 'Cancel'.
- Second Screenshot:** The 'Project Name' screen. It prompts the user to 'Enter a name for your project and specify a directory where the project data files will be stored.' The 'Project name' field contains 'project\_1' and the 'Project location' field contains 'D:/vivado Project'. There is a checkbox for 'Create project subdirectory' which is checked. The bottom buttons are '< Back', 'Next >', 'Finish', and 'Cancel'.
- Third Screenshot:** The 'Project Type' screen. It prompts the user to 'Specify the type of project to create.' The '.RTL Project' option is selected and highlighted with a red rectangular box. Other options include 'Post-synthesis Project', 'I/O Planning Project', and 'Imported Project'. The bottom buttons are '< Back', 'Next >', 'Finish', and 'Cancel'.

**Attention:**

the value of project name and location in the middle figure is just a demo, all of them should be upto you to detctide.



# USING VIVADO + FPGA DEVELOPMENT BOARD(2)

**STEP1-2.** select the corresponding **FPGA chip**. The version of FPGA chip in EGO1 is different from which in Minisys board.

The version of FPGA Chip in **Minisys** board:  
**Artix 7 xc7a100t fgg484-1**

New Project

Default Part

Choose a default Xilinx part or board for your project. This can be changed later.

Select: ☒ Parts ☐ Boards

Filter

Product category: All Speed grade: -1

Family: Artix-7 Temp grade: All Remaining

Package: fgg484

Reset All Filters

Search: Q-

Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceivers	GTPE2 Transceivers
xc7a15tfgg484-1	484	250	10400	20800	25	0	45	4	4
xc7a35tfgg484-1	484	250	20800	41600	50	0	90	4	4
xc7a50tfgg484-1	484	250	32600	65200	75	0	120	4	4
xc7a75tfgg484-1	484	285	47200	94400	105	0	180	4	4
xc7a100tfgg484-1	484	285	63400	126800	135	0	240	4	4

< Back Next > Finish Cancel

The version of FPGA Chip in **EGO1** board:  
**Artix 7 xc7a35t CSG324-1**

New Project

Default Part

Choose a default Xilinx part or board for your project.

Parts | Boards

Reset All Filters

Category: All Package: csg324 Temperature: Static power

Family: Artix-7 Speed: All Remaining

Search: Q- 35t (5 matches)

Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RA
xc7a35tcsg324-3	324	210	20800	41600	50
xc7a35tcsg324-2	324	210	20800	41600	50
xc7a35tcsg324-2L	324	210	20800	41600	50
xc7a35tcsg324-1	324	210	20800	41600	50
xc7a35tcsg324-1L	324	210	20800	41600	50

< Back Next > Finish Cancel

# USING VIVADO + FPGA DEVELOPMENT BOARD(3)



**STEP2. Adding source file(s)**, including **design** file(s), **simulation** file(s) and **constraints** file(s). There are **two ways** to add file(s):

1) Adding file(s) **while creating project**(as shown in the left figure below).

TIPS: If there's NO file, you can create file(s) or just skip the adding files while creating the project.

2) Adding file(s) **after the project is created**(as shown in the right figure below).

**Attention:** In both ways, You should first select the file type then add or create a file.



# USING VIVADO + FPGA DEVELOPMENT BOARD(4)





**STEP3.** Following the steps to **verify the function** of your designed circuit(**step1** in the left figure) by simulation and generate bitstream file which is used to program FPGA chip(**step4** in the left figure)

- Do the **simulation**(**step1** in the left figure) to verify the function of the designed Circuit
  - After simulation, there will be a waveform which records the states of circuit's input and output signals.
    - If the function of the circuit is NOT ok, you should **modify the design file(s)**, then do the simulation(**step1** in the left figure) again the verify the function of circuit. Subsequent steps can ONLY be started after the function verification is passed
    - If the function of the circuit is ok , “**run synthesis**”(step2 in the left figure) ,then “**run implements**”(step3 in the left figure)
- After the implementation is finished, do the “**Generate Bitstream**”(Step4 in the left figure) to generate a **bitstream file**(with “**.bit**” as its suffix) .



# USING VIVADO + FPGA DEVELOPMENT BOARD(5)

**STEP4. First Connect EGO1/Minisys board with PC which runs the Vivado project, then turn on the EGO1/Minisys board.**



## TIPS:

Here is a demo of connection between EGO1 board and the PC which runs the vivado projet.


- USB **TypeC** interface for EGO1/Minisys(new version) board
- USB **JTAG** interface for Minisys(old version) board



# USING VIVADO + FPGA DEVELOPMENT BOARD(6)


**STEP5.** First Click “Open Hardware Manager”, then click“**open Target** ” (as shown in the left figure below) to **connect the Vivado project with FPGA chip** which is embeded in the EGO1/Minisys board.

**Attention:** If the FPGA chip is found by the Vivado project, the chip type could be found in the “**Hardware**” window(as shown in the right figure below, the chip type is xc7a100t), if there is no info about the chip in the “**Hardware**” window, you should redo the STEP4 on last page and the STEP5 on this page untile the FPGA chip is found.



# USING VIVADO + FPGA DEVELOPMENT BOARD(7)

**STEP6.** right click “Program Device”, then choose the device name(as shown in the left figure below), select the **bitstream file**(with “.bit” as its suffix) , click “Program” button(as shown in the right figure below).



while the the led of “Done” on Minisys/EGO1 is on, it means the bit file is written into the device, it means your circuit is implemented on the FPGA chip, Congratulations!!

Is your circuit functioning properly ? Testing it on the EGO1/Minisys.

# A 8-INPUTS-8-OUTPUTS CIRCUIT ON EGO1



lab1\_sw\_led\_8.v

```
module lab1_sw_led_8(  
    input [7:0] sw,  
    output [7:0] led  
);  
    assign led=sw;  
endmodule
```



lab1\_sw\_led\_8\_sim.v

```
`timescale 1ns / 1ps  
  
module lab1_sw_led_8_sim( );  
  
    reg [7:0] tb_sw=24'h000000;  
    wire [7:0] tb_led;  
  
    lab1_sw_led_8 usrc1(  
        .sw(tb_sw),  
        .led(tb_led)  
    );  
  
    always #10 tb_sw=tb_sw+1;  
endmodule
```





lab1\_ego1.xdc

```
set_property IOSTANDARD LVCMOS33 [get_ports {led[7]]}  
...  
set_property IOSTANDARD LVCMOS33 [get_ports {led[0]]}  
set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]]}  
...  
set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]]}  
set_property PACKAGE_PIN F6 [get_ports {led[7]]}  
...  
set_property PACKAGE_PIN K2 [get_ports {led[0]]}  
set_property PACKAGE_PIN P5 [get_ports {sw[7]]}  
...  
set_property PACKAGE_PIN R1 [get_ports {sw[0]]}
```

Qã If “lab1\_sw\_led\_8\_sim.v” is removed from the Vivado project, will the circuit on the FPGA chip work or not?

# PRACTICE1




- If you have NOT got the board(with FPGA chip embeded), do practice1, following the steps shown in the top figure on the right side.
- A waveform would be generated to show the logic relationship between the input and output of the designed circuit.
- Is the logic relationship shown in the waveform same with your design?





# PRACTICE2

- If you HAVE got the board(with FPGA chip embeded), do practice2, following the steps shown in the top figure on the right side.
- Test the designed circuit on the board, change the input(here is the dail switch of EGO1) to absert to state of output(here is the led of EGO1).
- Is the logic relationship between the input and the output same with your design?



# A 24-INPUTS-24-OUTPUTS CIRCUIT ON MINISYS



lab1\_sw\_led\_  
24.v



lab1\_sw\_led\_  
24\_sim.v



lab1\_minisys.  
xdc

Q: If a 12-inputs-12-outputs circuit is designed to work on Minisys board, which of the above files need to be modified to make the circuit work on the Minsys board?

TIPS:

while using **Minisys(new version)** board/**EGO1** board, connect its **typeC interface** to the computer which run Vivado project by typeC USB wire.

while using **Minisys(old version)** board, connect its **USB-Jtag** interface to the computer which run Vivado project by typeB USB wire.