
# Digital Fundamentals

Tenth Edition


Floyd




© 2008 Pearson Education




In Sum-of-Products (SOP) form, basic combinational circuits can be directly implemented with **AND-OR** combinations if the necessary complement terms are available.



An example of an SOP implementation is shown. The SOP expression is an AND-OR combination of the input variables and the appropriate complements.






- (a) Logic diagram (ANSI standard distinctive shape symbols)
- (b) ANSI standard rectangular outline symbol

For a 4-input AND-OR logic circuit, the output X is HIGH (1) if both input A and input B are HIGH (1) or both input C and input D are HIGH (1).

An example of an SOP implementation is shown. The SOP expression is an AND-OR combination of the input variables and the appropriate complements.




(a) Logic diagram (ANSI standard distinctive shape symbols)

## Task 1:

Generate Truth Table for this logic circuit.

An example of an SOP implementation is shown. The SOP expression is an AND-OR combination of the input variables and the appropriate complements.




(a) Logic diagram (ANSI standard distinctive shape symbols)

#### Task 2:

Use Truth Table to write logic expression in standard SOP form.

An example of an SOP implementation is shown. The SOP expression is an AND-OR combination of the input variables and the appropriate complements.




(a) Logic diagram (ANSI standard distinctive shape symbols)

## Task 3:


Implement K-map to simplify this standard SOP form.

When the output of a SOP form is inverted, the circuit is called an **AND-OR-Invert** circuit. The AOI configuration lends itself to product-of-sums (POS) implementation.




For a 4-input AND-OR-Invert logic circuit, the output X is LOW (0) if both input A and input B are HIGH (1) or both input C and input D are HIGH (1).






























Design a circuit that monitors the chemical level in each tank and indicates when the level in any two of the tanks drops below the specified point.



# 2. Truth table to logic expression

A	В	C	X
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	




The truth table for an exclusive-OR gate is

Notice that the output is HIGH whenever *A* and *B* disagree.


The Boolean expression is  $X = \overline{AB} + A\overline{B}$ 

Inp	uts	Output
Α	В	X
0	0	0
0	1	1
1	0	1
1	1	0


The circuit can be drawn as



Symbols:



Distinctive shape



Rectangular outline




The truth table for an exclusive-NOR gate is

Notice that the output is HIGH whenever *A* and *B* agree.


The Boolean expression is  $X = \overline{AB} + AB$ 

Inputs		Output
Α	В	X
0	0	1
0	1	0
1	0	0
1	1	1


The circuit can be drawn as



Symbols:



Distinctive shape



Rectangular outline


The truth table for an exclusive-NOR gate is

Notice that the output is HIGH whenever *A* and *B* agree.


The Boolean expression is  $X = \overline{AB} + AB$ 

Inp	outs	Output
Α	В	X
0	0	1
0	1	0
1	0	0
1	1	1

The circuit can be drawn as



Symbols:



Distinctive shape

Rectangular outline

Exclusive-OR gates can be used in Parity encoding.


Try to implement an even-parity code generator for an original 2-bit code


A	В	X
0	0	0
0	1	1
1	0	1
1	1	0

Exclusive-OR gates can be used in Parity encoding.

Try to implement an even-parity code generator for an original 2-bit code


A	В	X
0	0	0
0	1	1
1	0	1
1	1	0
	0	0 0 0 1





What about even parity checker circuit on the other end?


A	В	X
0	0	0
0	1	1
1	0	1
1	1	0



Truth table for an exclusive-OR.


A	В	X
0	0	0
0	1	1
1	0	1
1	1	0

## 2-bit Even parity checker



Now try to implement an even-parity-code generator for an original 3-bit code.


A	В	X
0	0	0
0	1	1
1	0	1
1	1	0



# **EXAMPLE 5-3** Use exclusive-OR gates to implement an even-parity code generator for an original 4-bit code.

### **EXAMPLE 5-3**

Use exclusive-OR gates to implement an even-parity code generator for an original 4-bit code.



**FIGURE 5–7** Even-parity generator.

#### **EXAMPLE 5-3**

Use exclusive-OR gates to implement an even-parity code generator for an original 4-bit code.




FIGURE 5–8 Even-parity checker.