The L

NAME 1- Bilal Sayid
Program! - B-Tech
Semester > 3 rd.
Roll. No !- 20BCS057
UNique Paper Code :- CEN-304
Paper Title: - Digital Logic Theory.
Date > 01/01/2022

Time of Exam - 10:00 A.M.
Pages!-

Ja) Criven hexadecinal number -> 7DE

To convert muto decimal, we multiply digits
with corresponding power of 16.

D16 => 1310 616 => 1410

7DE16 = 7 X162 + 13 X16' + 14 X16°

= 1792 + 200 + 14 $= 2014_{10}$

Crien octal number =), 2014
To convert into decimal, we milliply
digits with powers of o

 $70148 = 7\times8^{3} + 0\times8^{2} + 1\times8^{1} + 4\times8^{\circ}$ = 3584 + 0 + 8 + 4 $= 3596_{10}$

Page No.	2	
Date:		

D 20BLS057	Dute
> ADD-1010 and PAR-0110 J register Respons 1111 X	in 5 but
- 11 1010 and - 0110	in Shit register
to add - the diseasting num	where is done
the representation of regular run	
To add -10/0 and -0110. The representation of negative nur using 2's complement - 2' complement of 0/0/0 > 10 (10), +	
2' ~ Lla + 1 0/0/0 => 10	101
(10), +	1
10	01100
	= (-10) =
2's cop complement of 00110 (1	6)10
=)"11001	transaction of
11010 =	(-6)
11010 =	(-6)
011 11 - 2 - 10 100.8	
Adding the 2 - ie no.s.	307
(-10) 11010	
+(-6) + 10110	
10000	
10000	
finding magnitude of 10000	Make Make Make Make Make Make Make Make
=> 10000 -> flip hits-	701111
	- L
	100000)16

- Add & -1010 and -0110 =) 10000 (-16)

2013057

Performing	1111X	1010
Ter forway		HYV!

0000

1111X

XXecoo

II IIXXX

10010110 Aus.


1) 5)

F(A,B,C,D) = 5 m(0,1,2,4,5,10,11,13,15).
using le-majo

AB LUIS DIS 14
AB 12 UIS DIS 14
AB 12 UIS DIS 14

P(SOP) = AC + BCD + ACD + DCD

F(A,B,C,D)=TIM(3,6,7,0,9,12,14)



208(505) logical diagram for the given function is as 20BCS057

= AC + BD + ABD + ABC + BCD + ACD

A Binary Adder-Subtractor is one which is capable of both addition and subtraction of binary numbers in one circuit itself. The Speration being performed depends upon the binery value the control signal holds. A0 Al A4 for A A 2 A3 B2 B3 B4 for B BO BI Ao (whol B4, (Couto) Full Adder full Full Adder Adder Adder 11 33

Page No. 9

As shown in the diagram, the first full adder has control line directly at its input (super carry cin) the input to cleast significant but of A) is directly input in the full adder. The 3vd input is the enory BO & K.

The two outputs produced are smy difference (50) and carry (co)

BO exor k will be BO & Then the operation will be A + BO . Now 2's complement instruction for two nos A & B is given by A + B . This suggests that when k=1 , the operation being performed on the S but number is submostion.

Similarly, if the value of Kie O, BO (exor) k & BO . The operation is A + B, which is supple binary addition this supple binary addition is performed for 5 but k = O.

Then is senally passed to the second full colder as one of its outputs the hum/ differents So is recorded as the least significant but of the sun/ difference.

And And is in Any are the direct imports to the second, third, fourth in fifth full adders

Page No. 0

Then, the 3rd nights are B, B, B, B, B, B, B, B, exored with k to the 2rd, 3rd with a 5th full adder respectively. The carry c, C, are passed senally to full adderss es reputs. Cy becomes the total carry to the summer to the summer to the summer to the summer recorded to force the result with so.

Full adder is the adder which adds 3

Full adder is the adder which adds?

ruputs and produces thoo to outputs the

first two imputs are A & B and the 3rd

input is an imput carry C-in the output

carry is designed as C-out and the normal

output is alexanded as S which is som.


A -> SUM

Cin -> Cout.

of many other larger circuits like :-

Ripple carry order, it adds n-bits at a

Carry out Multiplication, the dedicated



4) a) Uses of multiplexers: A multiplexer is a combinational circuit that has 2" imput lines and a single outful line output will be selected from our of the inputs lines based on the selection lines. A multiplexer makes its possible for several input signals to share one device or resource for example, one analog-to-digital conversion or one communications trans medium. instead of having one device per ruput signal. Multiplexens can also be used to implement boolean functions of untiple variables. 16- 1 Multiplexer broch diagram 16×1 plexer Ag-A12 A13-AIN AIS

20BCS057

Page 36 13 .

Touth Table

Pry	puts			arthut
So '	S,	S,	Sz	4
0	0	0	0	Ao
0	0	0	1	A
0	0	1	0	Az
0	0	1	1	A
0	- 1	D	0	Ay
0		0	1	A5
0	1	1	-0	As
0	1	1	7	At
t	0	0	0	Ap
1	0	0	1	Ag
1	0	- (0	Air
1	0		1	Au
10	- 1	0	0	An
	1	0	1	Aiz
1		1	0	Aury
1		1 1	1	AIT

b') Applications of comparators.

1) Comparators are used in control processing units (CPVs) and microcontrollers (PTCVs)

2) These are used in control applications in which the binary numbers representing physical variables such as temperature, position etc. are compared with the reference value.


3) Comparators are also used as process controllers and for Servo notox control.


4) Used in password verification and biometric applications

TRUTH TABLE


		1-1-21						
		DNPUT	OUTPUT					
	AI	AD	BI	80	ACB	A=B	A>B	
	0	0	0	0	0	1	0	
	0	0	D	1	1	0	0	
	0	0		0 1	-1	0	0	
ı	0	0 0		9-1	1	0	0	
	0	1	0	0	0	- 0	1	
	0		0	1 1 -	0	1	D	
ı	D	1	1	0	1	0	0	-
	0	1	1	1	1	0	0	1
								700


conto ou next





20BCSOS7. Pg-17. Pu a JK flip flop, when j=k=1 and clock is applied, the output goe on complementing every delay time is the flop as long as block is present. Therefore, the output at the end of the clock pulse is ambiguous. This condition is known as vace around condition. Master Slave Flip Flop is a savente and combination of two J- h flip flops connected together in a series confi tion. In this flip flop, the first when the clock is high, whereas the second one responds to the output of the first one only when the clock is lost is lost. This the final last when the date inputs are not effective eliminate d.





26BCS057

Thus 20

Counter. I show shows a 4 bit Binary Down Counter will counter will counter will the clock inputs both 15 to 0, downwards the clock inputs all flip flops are cascaded and the D inputs (Data inputs) of each flip flop is connected to logic 1