

NAME :- Bilal Sayid

Program :- B-Tech

Semester :- 3rd.

Roll No :- 20BCS057

UNique Paper Code :- CEN-304

Paper Title :- Digital Logic Theory

Date :- 01/01/2022

Time of Exam :- 10:00 A.M.

Pages :-

1/a) Given hexadecimal number  $\rightarrow$  7DE

To convert into decimal, we multiply digits with corresponding powers of 16.

$$D_{16} \Rightarrow 13_{10}$$

$$E_{16} \Rightarrow 14_{10}$$

$$7DE_{16} = 7 \times 16^2 + 13 \times 16^1 + 14 \times 16^0$$

$$= 1792 + 208 + 14$$

$$= 2014_{10}$$

Given octal number  $\Rightarrow$  2014

To convert into decimal, we multiply digits with powers of 8.

$$2014_8 = 2 \times 8^3 + 0 \times 8^2 + 1 \times 8^1 + 4 \times 8^0$$

$$= 3584 + 0 + 8 + 4$$

$$= 3596_{10}$$

20BES057

→ ADD -1010 and ~~110~~ -0110 in 5 bit register. Perform  $1111 \times 1010$ .

To add -1010 and -0110 in 5 bit register, the representation of negative numbers is done using 2's complement.

$$\therefore \text{2's complement of } 01010 \Rightarrow \begin{array}{r} 10101 \\ (10)_{10} \\ + \quad 1 \\ \hline 10110 \\ = (-10)_{10} \end{array}$$

$$\text{2's complement of } 00110 (6)_{10} \Rightarrow \begin{array}{r} 11001 \\ + \quad 1 \\ \hline 11010 = (-6)_{10} \end{array}$$

Adding the 2 -ve no.s

$$\begin{array}{r} (-10) \quad 11010 \\ + (-6) \quad + 11010 \\ \hline 10000 \end{array}$$

finding magnitude of 10000

$$\Rightarrow 10000 \rightarrow \text{flip bits} \rightarrow 01111 \\ + \quad 1 \\ \hline 10000 \Rightarrow 16$$

$$\therefore \text{Add } \begin{array}{c} -1010 \\ (-10) \end{array} \text{ and } \begin{array}{c} -0110 \\ (-6) \end{array} \Rightarrow 10000 (-16)$$

20BCE5057

Performing  $1111X\ 1010$

$$\begin{array}{r}
 1111 \\
 1010 \\
 \hline
 0000 \\
 1111X \\
 0000XX \\
 1111XXX \\
 \hline
 10010110 \text{ Ans.}
 \end{array}$$

$$(100100110)_2 = (150)_{10}$$

1) b)

2)

$$F(A, B, C, D) = \sum m(0, 1, 2, 4, 5, 10, 11, 13, 15)$$

using k-map

	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	1 0	1 1	3	1 2
$\bar{A}B$	1 4	1 5	7	6
$AB$	12	1 13	1 15	14
$\bar{A}B$	8	9	1 11	1 10

$$F_{SOP} = \bar{A}\bar{C} + \bar{B}\bar{C}D + ACD + \bar{B}C\bar{D}$$

$$F(A, B, C, D) = \prod m(3, 6, 7, 8, 9, 12, 14)$$



	$C+D$	$C\bar{D}$	$\bar{C}+D$	$\bar{C}\bar{D}$
$A+B$	0	1	3	2
$A\bar{B}$	4	5	7	6
$\bar{A}+B$	0	12	13	14
$\bar{A}\bar{B}$	0	8	9	10

$$F_{(POS)} = (\bar{A} + C + D) \cdot (\bar{A} + B + C) \cdot (A + \bar{C} + \bar{D}) \cdot (\bar{B} + \bar{C} + D)$$

2)

a)  $F(A, B, C, D) = m(1, 2, 6, 7, 8, 13, 14, 15) + d(0, 3, 5, 12)$   
 Using K-map =

	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	X <sub>0</sub>	1 <sub>1</sub>	X <sub>3</sub>	1 <sub>2</sub>
$\bar{A}B$		X <sub>5</sub>	1 <sub>7</sub>	1 <sub>6</sub>
$AB$	X <sub>12</sub>	1 <sub>13</sub>	1 <sub>15</sub>	1 <sub>14</sub>
$A\bar{B}$	1 <sub>8</sub>	9	11	10

$$F_{(SOP)} = \bar{A}\bar{B} + AB + BC + A\bar{C}\bar{D}$$

Don't Care condition

Don't care condition are those input conditions whose output is not our concern. i.e., "we don't care" for those outputs. So we assume those outputs to be 0 or 1 according to our calculation need. It helps in reducing expressions in K-maps.

20BC5057


2)

b)  $F = x$ , if  $n \leq 2$   
 $1$ , if  $n$  is not a multiple of 3  
 $0$ , if  $n$  is a multiple of 3  
 ( $n$  is the 4 bit input binary number).

Truth table for the following function is as below.

A	B	C	D	n	F
0	0	0	0	0	X
0	0	0	1	1	X
0	0	1	0	2	X
0	0	1	1	3	0
0	1	0	0	4	1
0	1	0	1	5	1
0	1	1	0	6	0
0	1	1	1	7	1
1	0	0	0	8	1
1	0	0	1	9	0
1	0	1	0	10	1
1	0	1	1	11	1
1	1	0	0	12	0
1	1	0	1	13	1
1	1	1	0	14	1
1	1	1	1	15	0

logical diagram for the given function is as follows:-





20BC8057


k-map for the given function is as follows:-

	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	X 0	X 1	0 3	X 2
$\bar{A}B$	1 4	1 5	1 7	0 6
$AB$	0 12	1 13	0 15	1 14
$A\bar{B}$	1 8	0 9	1 11	1 10

$$F_{(SOP)} = \bar{A}\bar{C} + \bar{B}\bar{D} + \bar{A}BD + \bar{A}\bar{B}C + B\bar{C}D + AC\bar{D}$$

- 3) a) A Binary Adder-Subtractor is one which is capable of both addition and subtraction of binary numbers in one circuit itself. The operation being performed depends upon the binary value the control signal holds.

$A_0$   $A_1$   $A_2$   $A_3$   $A_4$  for A  
 $B_0$   $B_1$   $B_2$   $B_3$   $B_4$  for B





As shown in the diagram, the first full adder has control line directly at its input (input carry  $c_{in}$ ) the input  $A_0$  (least significant bit of  $A$ ) is directly input in the full adder. The 3rd input is the xor of  $B_0$  &  $k$ .

The two outputs produced are sum/difference ( $SO$ ) and carry ( $CO$ ).


If the value of  $k$  is 1, the output of  $B_0$  xor  $k$  will be  $\bar{B}_0$ . Then the operation will be  $A + \bar{B}_0$ . Now 2's complement subtraction for two no's  $A$  &  $B$  is given by  $A + \bar{B}$ . This suggests that when  $k=1$ , the operation being performed on the 5 bit number is subtraction.

Similarly, if the value of  $k$  is 0,  $B_0$  (xor)  $k = B_0$ . The operation is  $A + B$ , which is simple binary addition. This suggests that binary addition is performed for ~~5 bit~~  $k=0$ .

Then  $CO$  is serially passed to the second full adder as one of its outputs. The sum/difference  $SO$  is recorded as the least significant bit of the sum/difference.  $A_1, A_2, A_3$  &  $A_4$  are the direct inputs to the second, third, fourth & fifth full adders.

Then, the 3<sup>rd</sup> inputs are  $B_1, B_2, B_3$  &  $B_4$ , XORed with  $k$  to the 2<sup>nd</sup>, 3<sup>rd</sup>, 4<sup>th</sup> & 5<sup>th</sup> full adder respectively. The carry  $c_1, c_2, c_3$  are passed serially to full adders as inputs.  $C_4$  becomes the total carry to the sum/difference.  $s_1, s_2, s_3, s_4$  are recorded to force the result with 50.

- 3) b) Full adder is the adder which adds 3 inputs and produces two ~~to~~ outputs. The first two inputs are  $A$  &  $B$  and the 3<sup>rd</sup> input is an input carry  $C_{in}$ . The output carry is designed as  $C_{out}$  and the normal output is designated as  $S$  which is sum.



A full adder can be used as a part of many other larger circuits like:-


- 1- Ripple carry adder, it adds  $n$ -bits at a time.
- 2- Carry out Multiplication, the dedicated multiplication circuit uses it.



20BLS057

3- ALU - Arithmetic Logic Unit (one of the circuits is a full adder).

Full Adder using NAND gate






#### 4) a) Uses of multiplexers:-

A multiplexer is a combinational circuit that has  $2^n$  input lines and a single output line. Output will be selected from one of the inputs lines based on the selection lines.

A multiplexer makes it possible for several input signals to share one device or resource. For example, one analog-to-digital conversion or one communications transmission medium, instead of having one device per input signal.

→ Multiplexers can also be used to implement boolean functions of multiple variables.

#### 16- 1 Multiplexer block diagram.



Tenth Table

Inputs				Output
$S_0$	$S_1$	$S_2$	$S_3$	$Y$
0	0	0	0	$A_0$
0	0	0	1	$A_1$
0	0	1	0	$A_2$
0	0	1	1	$A_3$
0	1	0	0	$A_4$
0	1	0	1	$A_5$
0	1	1	0	$A_6$
0	1	1	1	$A_7$
1	0	0	0	$A_8$
1	0	0	1	$A_9$
1	0	1	0	$A_{10}$
1	0	1	1	$A_{11}$
1	1	0	0	$A_{12}$
1	1	0	1	$A_{13}$
1	1	1	0	$A_{14}$
1	1	1	1	$A_{15}$

4)

b) Applications of Comparators

- 1) Comparators are used in central processing units (CPUs) and microcontrollers (MCUs).
- 2) These are used in control applications, in which the binary numbers representing physical variables such as temperature, position etc. are compared with the reference value.
- 3) Comparators are also used as process controllers and for Servo motor control.
- 4) Used in password verification and biometric applications.

TRUTH TABLE

INPUT				OUTPUT		
A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0

contd. on next  
page.



1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	1
1	0	1	0	0	1	0	0
1	0	1	1	1	0	0	0
1	1	0	0	0	0	0	1
1	1	0	1	0	0	0	1
1	1	1	0	0	0	0	1
1	1	1	1	0	0	0	1
1	1	1	1	1	0	1	0
1	1	1	1	1	0	1	0

K Maps

$A > B$

$A \backslash B$	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

$A = B$

$A \backslash B$	00	01	10	11
00	1	0	0	0
01	0	1	0	0
10	0	0	1	0
11	0	0	0	1

$A < B$

$A \backslash B$	00	01	10	11
00	0	1	1	1
01	0	0	1	1
10	0	0	0	0
11	0	0	1	0


The logical expressions from K-maps are →

$$A > B : A(B') + A(B')B_0' + A(A_0B_0')$$

$$A = B : A_1'A_0'B_1'B_0' + A_1'A_0B_1'B_0 + A_1A_0B_1B_0 + A_1A_0'B_1B_0'$$

$$: (A_0 \text{ EXNOR } B_0) (A_1 \text{ EXNOR } B_1)$$


$$A < B : A_1'B_1 + A_0'B_1B_0 + A_1'A_0'B_0$$





5) a) In a JK flip flop, when  $j=k=1$  and clock is applied, the output goes on complementing every delay time of flip flop as long as clock is present. Therefore, the output at the end of the clock pulse is ambiguous. This condition is known as race around condition.

Master Slave Flip Flop is a ~~cascade~~ combination of two J-K flip flops connected together in a series configuration. In this flip flop, the first flip flop responds to the data input when the clock is high, whereas the second one responds to the output of the first one only when the clock is low. Thus the final output changes only when the clock is low when the data inputs are not effective. Thus, the race-around condition gets eliminated.






Working:-

20BC5057

- Firstly the master flip flop is positive level triggered and the slave flip flop is negative level triggered, as the master responds before the slave.
- If  $J=0$  &  $K=1$ , the high '0' output of the master goes to the  $K$  input of the slave and clock forces the slave to reset.
- If  $J=1$  &  $K=0$ , the high '0' output of master goes to the  $J$  input of the slave and the -ve transition of the clock sets the value.
- If  $J=1$  &  $K=1$ , it toggles on the positive transition of the clock and thus the slave toggles on the negative transition of the clock.
- If  $J=0$  &  $K=0$ , the flip flop is disabled.



20518057

5) b)


### Combinational Circuit

- Output only depends on present input.
- There is no memory unit.
- There is no clock
- It does not have a feedback.
- It can be built using basic gates.
- Examples:- Adder, Subtractor, decoder.

### Sequential Circuit

- Output depends upon the previous output and present input.
- There is a memory unit.
- There is a clock.
- It does have a feedback.
- It is built using basic gates and combinational circuits.
- Ex:- flip flops, counters, shift registers.

4 bit asynchronous binary down counter.



Previous figure shows a 4 bit Binary Down Counter. 4 bit binary Down Counter will count numbers from 15 to 0, downwards. The clock inputs all flip flops are cascaded and the D inputs (Data inputs) of each flip flop is connected to logic 1.