# P5 - Verilog 流水(工程化方法)

# 一. 整体结构

1. 处理器应支持 MIPS-lite2 指令集。

MIPS-lite2={ addu, subu, ori, lw, sw, beq, lui, j, jal, jr, nop }

- 2. 处理器为流水线设计。
- 3. 顶层文件为 mips.v,接口定义如下:

文件	模块接口定义	
	module mips(clk, reset);	
mips.v	input clk; //clock	
	input	reset; //reset

# 二. 模块规格

#### 1. pc. v

文件	模块接口定义
pc. v	module pc(
	input clk,
	input reset,
	input en,
	input[31:0] next_pc,
	output reg[31:0] pc
	);

#### 模块接口

信号名	方向	功能描述
Clk	I	时钟信号
Reset	I	复位信号
		1: 复位
		0: 无效
en	I	使能信号
next_pc	I	更新的 PC(时钟上升沿更新)
Рс	I	PC

# 功能定义

序号	功能名称	功能描述
1	复位	当复位信号有效时,PC 被设置为 0x00003000
2	更新 pc	时钟上升沿时改变 pc=next_pc

#### 2. im. v

文件	模块接口定义
im. v	module im(
	input [31:0] PC,
	output[31:0] instruction
	);

#### 模块接口

信号名	方向	功能描述
PC[31:0]	I	32 位 PC
Instruction[31:0]	0	32 位当前指令

# 功能定义

序号	功能名称	功能描述
1	取指令	根据 PC 从 IM 中取出指令

#### 3. ID. v

### 模块接口

文件	模块接口定义
ID. v	module ID(
	input clk,
	input reset,
	input en,
	input [31:0] Instr,
	input [31:0] PC,
	output reg[31:0] IR_D,
	output reg[31:0] PC_D,
	output reg[31:0] PC4_D,
	output reg[31:0] PC8_D
	);

序号	功能名称	功能描述
1	IF/ID 流水线寄 存器	保存 PC, IR 等信号的值

# 4. grf. v

文件	模块接口定义
grf.v	module grf(
	input clk,
	input reset,
	input RegWrite,
	input [4:0] RA1,
	input [4:0] RA2,
	input [4:0] WA,
	input [31:0] WD,
	input [31:0] PC,
	output [31:0] RD1,
	output [31:0] RD2
	);

# 模块接口

信号名	方向	功能描述
WD[31:0]	I	写入数据的输入
RA1[4:0]	I	读寄存器地址 1
RA2[4:0]	I	读寄存器地址 2
WA[4:0]	I	写寄存器地址
Clk	I	时钟信号
Reset	I	复位信号
		1: 复位
		0: 无效
PC[31:0]	I	当前 PC
RegWrite	I	是否可以写入控制信号(随时都可以读出)
		1: 可以写
		0:不可以写
RD1 [31:0]	0	32 位数据输出 1
RD2[31:0]	0	32 位数据输出 2

序号	功能名称	功能描述
1	复位	当复位信号有效时,所有寄存器被设置为 0x00000000
2	读寄存器	根据输入的寄存器地址读出 32 位数据
3	写寄存器	根据输入的地址,把输入的数据写进所选的寄存器

#### 5. cmp. v

文件	模块接口定义
cmp. v	module cmp(
	input [31:0] D1,
	input [31:0] D2,
	output Equal
	);

# 模块接口

信号名	方向	功能描述
D1 [31:0]	I	输入1
D2[31:0]	I	输入 2
Equal	0	判断两个输入是否相等

### 功能定义

序号	功能名称	功能描述
1	比较器	比较两个输入是否相等

#### 6. ext. v

文件	模块接口定义
ext. v	module ext(
	input [15:0] in,
	input [1:0] ExtOp,
	output reg [31:0] out
	);

# 模块接口

信号名	方向	功能描述
In[15:0]	I	16 位数据输入
Out[31:0]	0	32 位数据输出
Ext0p[1:0]	I	扩展方式选择信号

序号	功能名称	功能描述
1	高位符号扩展	高 16 位补符号位
2	高位 0 扩展	高 16 位补 0
3.	低位0扩展	低 16 位补 0

### 7. npc. v

文件	模块接口定义
npc. v	module npc(
	input [31:0] PC4,
	input [31:0] PC4D,
	input [25:0] 126,
	input [31:0] MFRSD,
	input Zero,
	input Branch,
	input if_j,//j或jal
	input[1:0] PC_sel,
	output reg[31:0] next_pc
	);

# 模块接口


信号名	方向	功能描述
PC4	I	PC+4 的值(对应于无跳转 直接执行下一句)
PC4D	I	D 级 PC+4
126	I	26 位立即数
MFRSD	I	转发 PC 的 MUX 结果(jr jalr 需要转发)
Zero	I	比较两个数是否相等的结果
Branch	I	判断是不是 beq 类指令
lf_j		判断是不是 j/jal 指令
PC_sel[1:0]	I	PC 的选择信号
Next_pc	0	更新的 pc 值

### 功能定义

序号	功能名称	功能描述
1	更新 PC	更新 PC

# 8. controller. v (分布式译码 实例化 4 个)

文件	模块接口定义
controller.v	input [5:0] op,
	input [5:0] func,
	output reg[2:0] ALUCtrl,
	output reg[1:0] RegDst,
	output reg ALUASrc,
	output reg ALUBSrc,
	output reg RegWrite,
	output reg MemRead,
	output reg MemWrite,



### 模块接口

信号名	方向	功能描述
0p[5:0]	I	6 位 opcode 段
Func[5:0]	I	6位 func 段
ALUCtrl[2:0]	0	ALU 控制信号
RegDst[1:0]	0	写地址控制 选择 RT, RD
ALUASrc	0	ALU 第一操作数选择控制
ALUBSrc	0	ALU 第二操作数选择控制
RegWrite	0	GRF 写入控制
MemRead	0	DM 读信号
MemWrite	0	DM 写信号
MemToReg[1:0]	0	GRF 写入数据的选择信号
Ext0p	0	高位扩展方式选择信号
Branch	0	判断是否为 beq 指令的信号 是则为 1
lf_j	0	判断是不是 jal/j 指令 是则为 1
PC_sel[1:0]	0	PC 选择信号

#### 功能定义

序号	功能名称	功能描述
1	产生控制信号	产生控制信号

#### 9. EX. v

文件	模块接口定义
EX. v	module EX(
	input clk,
	input reset,
	input en,
	input [31:0] IR_D,
	input [31:0] PC_D,
	input [31:0] PC4_D,
	input [31:0] PC8_D,
	input [31:0] RF_RD1,
	input [31:0] RF_RD2,
	input [31:0] EXT,
	output reg[31:0] IR_E,

output reg[31:0] PC_E,
output reg[31:0] PC4_E,
output reg[31:0] PC8_E,
output reg[31:0] RS_E,
output reg[31:0] RT_E,
output reg[31:0] EXT_E
);

# 功能定义

序号	功能名称	功能描述
1	ID/EX 流水线寄存器	保存 PC, IR 等信号的值

### 10. alu. v

文件	模块接口定义
alu. v	module alu(
	input [31:0] A,
	input [31:0] B,
	input [2:0] ALUCtrl,
	output reg[31:0] Result
	);

# 模块接口

信号名	方向	功能描述
A[31:0]	I	32 位输入数据 1
B[31:0]	I	32 位输入数据 2
ALUCtrl[2:0]	I	控制信号
		000: 与
		001: 或
		010:加
		011: 减
		100: 移位
Result[31:0]	0	32 位数据输出

序号	功能名称	功能描述
1	与	A&B
2	或	A B
3	加	A+B
4	减	A-B
5	移位	B< <a< td=""></a<>

#### 11. MEM. v

文件	模块接口定义
MEM. v	module MEM(
	input clk,
	input reset,
	input en,
	input [31:0] IR_E,
	input [31:0] PC_E,
	input [31:0] PC4_E,
	input [31:0] PC8_E,
	input [31:0] ALU,
	input [31:0] RT_E,
	output reg[31:0] IR_M,
	output reg[31:0] PC_M,
	output reg[31:0] PC4_M,
	output reg[31:0] PC8_M,
	output reg[31:0] AO_M,
	output reg[31:0] RT_M
	);

# 功能定义

序号	功能名称	功能描述
1	EX/MEM 流水线 寄存器	保存 PC, IR 等信号的值

### 12. dm. v

文件	模块接口定义
dm. v	module dm(
	input clk,
	input reset,
	input MemWrite,
	input MemRead,
	input [31:0] MemAddr,
	input [31:0] WD,
	input [31:0] PC,
	output [31:0] RD
	);

# 模块接口

信号名	方向	功能描述
Clk	I	时钟信号

Reset	I	复位信号
		1: 复位
		0: 无效
MemWrite	1	读写控制信号
		1: 写操作
MemRead	I	读写控制信号
		1: 读操作
MemAddr [31:0]	I	操作寄存器地址
WD[31:0]	I	输入(写入内存)的 32 位数据
PC[31:0]	I	当前 PC
RD[31:0]	0	32 位数据输出

# 功能定义

序号	功能名称	功能描述
1	复位	当复位信号有效时,所有数据被设置为 0x00000000
2	读	根据输入的寄存器地址读出数据
3	写	根据输入的地址,把输入的数据写入

# 13. WB. v

# 模块接口

文件	模块接口定义
WB. v	module WB(
	input clk,
	input reset,
	input en,
	input [31:0] IR_M,
	input [31:0] PC_M,
	input [31:0] PC4_M,
	input [31:0] PC8_M,
	input [31:0] AO_M,
	input [31:0] DM,
	output reg[31:0] IR_W,
	output reg[31:0] PC_W,
	output reg[31:0] PC4_W,
	output reg[31:0] PC8_W,
	output reg[31:0] AO_W,
	output reg[31:0] DR_W
	);

序号 功	力能名称	功能描述
------	------	------

1	MEM/WB	流水线	但去 DO ID 等信日始店
l	寄存器		保存 PC, IR 等信号的值

### 14. mux. v

模块接口

文件	模块接口定义
mux. v	module mux(
	input [31:0] EXT_E,
	input [31:0] IR_E,
	input [31:0] IR_W,
	input [31:0] DR_W,
	input [31:0] AO_W,
	input [31:0] PC8_W,
	input [31:0] MFRSE,
	input [31:0] MFRTE,
	input ALUasel,
	input ALUbsel,
	input [1:0] RegDst,
	input [1:0] MemtoReg,
	output reg[31:0] ALU_A,
	output reg[31:0] ALU_B,
	output reg[4:0] MUX_A3,
	output reg[31:0] MUX_WD
	);

### 功能定义

序号	功能名称	功能描述
1	多路选择器	各级多路选择器 ALU_A, ALU_B, MUX_WD, MUX_A3

# 15. forward\_mux. v

模块接口

文件	模块接口定义
Forward_mux.v	module forward_mux(
	input [31:0] RS_E,
	input [31:0] RT_E,
	input [31:0] RT_M,
	input [31:0] WD,
	input [31:0] AO_M,
	input [31:0] PC8_E,

```
input [31:0] PC8_M,
input [31:0] PC8_W,
input [31:0] RF_RD1,
input [31:0] RF_RD2,
input [2:0] ForwardRSD,
input [2:0] ForwardRTD,
input [2:0] ForwardRTE,
input [2:0] ForwardRTM,
output reg[31:0] MFRSD,
output reg[31:0] MFRTD,
output reg[31:0] MFRSE,
output reg[31:0] MFRTE,
output reg[31:0] MFRTE,
output reg[31:0] MFRTM)
);
```

#### 功能定义

序号	功能名称	功能描述
1	各级转发 MUX	转发信号的选择 MFRSD, MFRTD, MFRSE, MFRTE, MFRTM

#### 16. hazardUnit.v

#### 模块接口

文件	模块接口定义
hazardUnit.v	module hazardUnit(
	input [31:0] IR_D,
	input [31:0] IR_E,
	input [31:0] IR_M,
	input [31:0] IR_W,
	output IR_D_en,
	output IR_E_clr,
	output PC_en,
	output [2:0]ForwardRSD,
	output [2:0]ForwardRTD,
	output [2:0]ForwardRSE,
	output [2:0]ForwardRTE,
	output [2:0]ForwardRTM
	);

序号 功能名称	功能描述
---------	------

#### 三. 控制器设计

数据通路如下

	部件	输入		输入	来源	MUX	MUX控制	lw	SW	addu	subu	ori	lui	beq	j	jal	jalr	jr	sll
	PC																		
F級功能部件	ADD4		PC					PC	PC	PC	PC		PC	PC		PC	PC	PC	PC
	IM		PC					PC	PC	PC	PC		PC	PC		PC	PC	PC	PC
D級更新PC	PC		ADD4					ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4
n 411 ht al- 40 de de de 10	IR_D PC4 D		IM ADD4					IM	IM	IM	IM	IM	IM	IM ADD4	IM ADD4	IM ADD4	IM ADD4	IM	IM
D级流水线寄存器												_						_	-
	PC8_D		ADD4+4												ADD4+4	ADD4+4	ADD4+4		
	RF	A1	IR_D[ts]					IR_D[rs]	IR_D[rs]	IR_D[rs]		IR_D[rs]	IR_D[rs]	IR_D[rs]			IR_D[rs]	IR_D[rs]	IR_D[r
		A2	IR_D[rt]							IR_D[rt]	IR_D[rt]	_		IR_D[rt]					IR_D[r
	EXT		IR_D[i16]					IR_D[i16]	IR_D[i16]			IR_D[i16]	IR_D[i16]						
D级功能部件		D1	MFRSD											RF.RD1					
		D2	MFRTD											RF.RD2					
	NPC	PC4	PC4_D													PC4_D			
	INPC	126	IR_D[i26]											IR_D[i16]	IR_D[i26]	IR_D[i26]			
E級更新PC	PC		ADD4	MFRSD	NPC	MUX_PC	PC_sel		ADD4	ADD4	ADD4	ADD4	ADD4	NPC	NPC	NPC		RF.RD1	ADD4
	IR_E		IR_D					IR_D	IR_D	IR_D	IR_D	IR_D	IR_D			IR_D	IR_D		IR_D
	PC4_E		PC4_D													PC4_D	PC4_D		
E级流水线寄存器	PC8_E		PC8_D													PC8_D	PC8_D		
上級流小线奇仔苗	RS E		MFRSD					RF.RD1	RF.RD1	RF.RD1	RF.RD1	RF.RD1	RF.RD1						RF.RD
	RT E		MFRTD						RF.RD2	RF.RD2	RF.RD2								RF.RD
	EXT_E		EXT					EXT	EXT			EXT	EXT						
	ALU	Α	MFRSE	IR_E[sh]		MUX_ALUA	ALU asel	RS E	RS E	RS E	RS E	RS E	RS E						IR_E[sl
		В	MFRTE	EXT_E		MUX ALUB		EXT_E	EXT_E	RT_E	RT E	EXT E	EXT_E						RT_E
E級功能部件		D1		L511_L		11107 ( 1202	1.60_0361	2011_2	2011_0										111
		D2																	1
	IR M	DE	IR E					IR E	IR E	IR E	IR E	IR E	IR E			IR E	IR E		IR E
	PC4 M		PC4 E					1100	III_L	110_0	III C	11.				PC4 E	PC4 E		1100
	PC8_M		PC8 E													PC8 E	PC8 E		
M级流水线寄存器	AO M		ALU					ALU	ALU	ALU	ALU	ALU	ALU			PCO_E	PCO_E	_	ALU
	XAO M		ALU					ALU	ALU	ALU	ALU	ALU	ALU					_	ALU
			MERTE						RT E		_	_	_	_				_	-
	RT_M	Α	AO M					40.14											-
M级功能部件	DM	A						AO_M	AO_M			_						_	+
	10.111	WD	MFRTM					10.11	RT_M		ID 11	10.11	10.11			10.11	.n		
	IR_W		IR_M					IR_M		IR_M	IR_M	IR_M	IR_M			IR_M	IR_M		IR_M
	PC4_W		PC4_M														PC4_M		
W级流水线寄存器	PC8_W		PC8_M													PC8_M	PC8_M		
	AO_W		AO_M							AO_M	AO_M	AO_M	AO_M						AO_N
	XAO_W																		
	DR_W		DM					DM											
	EXT DM																		
W级功能部件		40	ID 14/7-13	ID ME-D	0.45	NALDY CA	D D	10.1453		ID ME D	ID 145-13	10.145.43	10.145			0.15	10.145-0		ID IAM
	RF	A3	IR_W[rt]	IR_W[rd]	0x1F	MUX_grfA	RegDst	IR_W[rt]		IR_W[rd]	IR_W[rd]		IR_W[rt]			0x1F	IR_W[rd]		IR_W[r
		WD	AO_W	DR_W	PC8_W	MUX_WD	MemtoReg	DR_W		AO_W	AO_W	AO_W	AO_W			PC8_W	PC8_W		AO_W

由此可见需要以下几个 MUX 多路选择器

- 1.GRF 的 WA 端选择 Rd,Rt 需要一个 MUX, 控制信号 RegDst[1:0]
- 2.GRF 的 WD 输入端,有三种选择: RF.RD2, ALU 的输出, lui 指令直接对 imm16 后边补 16 位 0, 需要 2 选 4MUX,选择信号 MemToReg[1:0]
  - 3.扩展方式的选择(符号扩展,0扩展)选择信号 EXTOp[1:0]
  - 4. ALU的 A端两种选择, RF.RD1或 IR\_E[sh]的输出,选择信号 ALUASrc
  - 5.ALU的B端两种选择, RF.RD2或EXT的输出,选择信号ALUBSrc
  - 6.j/jal 指令 跳转地址的选择 if j
  - 7.PC 的选择信号 PCsel[1:0]

#### 8.beq 类指令 跳转地址的选择 Branch

除了上述 Branch, ALUASrc, ALUBSrc, EXTOp[1:0], MemToReg[1:0], RegDst[1:0], if\_j, PC\_sel[1:0] 还有三个读写控制信号, RegWrite 是 GRF 写入信号,

MemRead, MemWrite 是 DM 读写信号, ALUCtrl[2:0]是 ALU 控制信号, 所以控制器 Controller 需要设计这 12 个控制信号。

信号名	方向	功能描述
Op[5:0]	I	6 位 opcode 段
Func[5:0]	I	6位 func 段
ALUCtrl[2:0]	0	ALU 控制信号
RegDst[1:0]	0	写地址控制 选择 RT, RD
ALUASrc	0	ALU 第一操作数选择控制
ALUBSrc	0	ALU 第二操作数选择控制
RegWrite	0	GRF 写入控制
MemRead	0	DM 读信号
MemWrite	0	DM 写信号
MemToReg[1:0]	0	GRF 写入数据的选择信号
Ext0p	0	高位扩展方式选择信号
Branch	0	判断是否为 beq 指令的信号 是则为 1
lf_j	0	判断是不是 jal/j 指令 是则为 1
PC_sel[1:0]	0	PC 选择信号

#### 画出如下表格

name	lw	sw	beq	lui	ori	nop	jal	j	addu	subu	jr	sII
0.5	4	4		_								
0p5	1	1	0	0	0	0	0	0	0	0	0	0
0p4	0	0	0	0	0	0	0	0	0	0	0	0
0p3	0	1	0	1	1	0	0	0	0	0	0	0
0p2	0	0	1	1	1	0	0	0	0	0	0	0
0p1	1	1	0	1	0	0	1	1	0	0	0	0
0p0	1	1	0	1	1	0	1	0	0	0	0	0
Func5									1	1	0	0
Func4									0	0	0	0

Func3									0	0	1	0
Func2									0	0	0	0
Func1									0	1	0	0
Func0									1	1	0	0
RegDst[1:0]	00	00	00	00	00	xx	10	00	01	01	01	01
ALUASrc	0	0	0	0	0	x	0	0	0	0	0	1
ALUBSrc	1	1	0	1	1	х	0	0	0	0	0	0
RegWrite	1	0	0	1	1	x	1	0	1	1	1	1
MemRead	1	0	0	0	0	х	0	0	0	0	0	0
MemWrite	0	1	0	0	0	х	0	0	0	0	0	0
MemToReg[1:0]	01	00	00	00	00	xx	10	00	00	00	00	00
EXT0p[1:0]	00	00	00	10	01	xx	00	00	00	00	00	00
Branch	0	0	1	0	0	x	0	0	0	0	0	0
ALUCtrl[2:0]	010	010	111	010	001	xxx	111	111	010	011	111	100
lf_j	0	0	0	0	0	x	1	1	0	0	0	0
PC_sel[1:0]	00	00	10	00	00	00	10	10	00	00	01	00

分布式译码 实例化四级控制器(译码器)

```
controller
my_controllerD(.op(IR_D[`op]),.func(IR_D[`func]),.ExtOp(EXTop),.B
ranch(Branch),.if_j(if_j),.PCsel(PC_sel));

controller
my_controllerE(.op(IR_E[`op]),.func(IR_E[`func]),.ALUCtrl(ALUCtrl),.ALUASrc(ALUASrc),.ALUBSrc(ALUBSrc));

controller
my_controllerM(.op(IR_M[`op]),.func(IR_M[`func]),.MemRead(MemRead),.MemWrite(MemWrite));

controller
my_controllerW(.op(IR_W[`op]),.func(IR_W[`func]),.RegDst(RegDst),.RegWrite(RegWrite),.MemtoReg(MemtoReg));
```

# 四. 冒险处理单元设计

需求时间——供给时间模型。

Tuse

IF/ID当前指令									
指令类型	源寄存器	Tuse							
beq	rs/rt	0							
cal_r	rs/rt	1							
cal_i	rs	1							
load	rs	1							
store	rs	1							
store	rt	2							
jr	rs	0							
jalr	rs	0							

Tnew

	ID/EX EX/MEM						MEM/WB									
Tnew					Tnew						Tnew					
cal_r	cal_i	load	jal	jalr	cal_r	cal_i	load	jal	jalr	cal_r	cal_i	load	jal	jalr		
1/rd	1/rt	2/rt	0/31	0/rd	0/rd	0/rt	1/rt	0/31	0/rd	0/rd	0/rt	0/rt	0/31	0/rd		

暂停

IF/I[	D 当前指令			EX/MEM		
				Tnew		
指令类型	源寄存器	Tuse	cal_r	cal_i	load	load
			1/rd	1/rt	2/rt	1/rt
beq	rs/rt	0	暂停	暂停	暂停	暂停
cal_r	rs/rt	1			暂停	
cal_i	rs	1			暂停	
load	rs	1			暂停	
store	rs	1			暂停	
store	rt	2				
jr	rs	0	暂停	暂停	暂停	暂停
jalr	rs	0	暂停	暂停	暂停	暂停

由此可以写出各种控制信号的表达式如下

```
'define cal r D (IR D['op] == 'R&&IR D['func]!= 'jalr&&IR D['func]!= 'jr&&IR D!=0)
`define cal_r_E (IR_E[`op]==`R&&IR_E[`func]!=`jalr&&IR_E[`func]!=`jr&&IR_E!=0)
`define cal_r_M (IR_M[`op]==`R&&IR_M[`func]!=`jalr&&IR_M[`func]!=`jr&&IR_M!=0)
'define cal_r_W (IR_W['op]=='R&&IR_W['func]!='jalr&&IR_W['func]!='jr&&IR_W!=0)
'define cal i D (IR D['op] == 'lui | | IR D['op] == 'ori)
'define cal i E (IR E['op] == `lui | | IR E['op] == `ori)
`define cal_i_M (IR_M[`op]==`lui||IR_M[`op]==`ori)
`define cal_i_W (IR_W[`op]==`lui||IR_W[`op]==`ori)
'define load D (IR D['op] == 'lw)
'define load E (IR E['op] == 'lw)
'define load M (IR M['op] == 'lw)
'define load W (IR W['op] == 'lw)
'define store D (IR D['op] == 'sw)
'define store E (IR E['op] == 'sw)
'define store M (IR M['op] == 'sw)
'define store W (IR W['op] == 'sw)
'define beq D (IR D['op] == 'beq)
`define beq_E (IR_E[`op]==`beq)
`define beq_M (IR_M[`op]==`beq)
`define beq W (IR W[`op]==`beq)
 red stall=0;
 wire stall b, stall cal r, stall cal i, stall load, stall store, stall jr, stall jalr;
 (`beq_D & `cal_i_E &(IR_D[`rs]==IR_E[`rt]||IR_D[`rt]==IR_E[`rt]))||
                 ('beq D & 'load E &(IR D['rs]==IR E['rt]||IR D['rt]==IR E['rt]))||
                 ('beq_D & 'load_M &(IR_D['rs]==IR_M['rt]||IR_D['rt]==IR_M['rt]));
 assign stall_cal_r = ("cal_r_D) && ('load_E) && (IR_D['rs]==IR_E['rt]||IR_D['rt]==IR_E['rt]);
 assign stall_cal_i = (`cal_i_D) & (`load_E) & (IR_D[`rs]==IR_E[`rt]);
 assign stall_load = (`load_D) & (`load_E) & (IR_D[`rs]==IR_E[`rt]);
 assign stall store = ('store D) & ('load E) & (TR D['rs]==IR E['rt]);
 ((IR_D['op]=='R&IR_D['func]=='jr) & ('load_E) & (IR_D['rs]==IR_E['rt]))||
                  ((IR D['op]=='R&IR D['func]=='jr) & ('load M) & (IR D['rs]==IR M['rt]));
 assign stall_jalr = ((IR_D['op]=='R&IR_D['func]=='jalr) & ('cal_r_E) & (IR_D['rs]==IR_E['rd]))||
                     ((IR_D[`op]==`R&IR_D[`func]==`jalr) & (`cal_i_E) & (IR_D[`rs]==IR_E[`rt]))||
                     ((IR_D['op]=='R&IR_D['func]=='jalr) & ('load_E) & (IR_D['rs]==IR_E['rt]))||
                     ((IR_D['op]=='R&IR_D['func]=='jalr) & ('load_M) & (IR_D['rs]==IR_M['rt]));
 always@(*) begin
    stall <= stall_b||stall_cal_r||stall_cal_i||stall_load||stall_store||stall_jr||stall_jalr;
 assign IR D en = !stall;
 assign IR E clr = stall;
 assign PC_en = !stall;
```

#### 转发

						ID.	/EX		EX/N	MEM				MEM/WB			
						Tn	ew	Tnew				Tnew					
						jal	jalr	cal_r	cal_i	jal	jalr	cal_r	cal_i	load	jal	jalr	
流水级	源寄存器	涉及指令	MUX	控制信号	输入0	0/31	0/rd	0/rd	0/rt	0/31	0/rd	0/rd	0/rt	0/rt	0/31	0/rd	
IR_D	rs	cal_r,cal_i,ld,st,beq,jr,jalr	MFRSD	ForwardRSD	RF.RD1	PC8_E	PC8_E	AO	AO	PC8_M	PC8_M	MUX_WD	MUX_WD	MUX_WD	PC8_W	PC8_W	
IR_D	rt	cal_r,st,beq	MFRTD	ForwardRTD	RF.RD2	PC8_E	PC8_E	AO	AO	PC8_M	PC8_M	MUX_WD	MUX_WD	MUX_WD	PC8_W	PC8_W	
IR_E	rs	cal_r,cal_i,ld,st	MFRSE	ForwardRSE	RS_E			AO	AO	PC8_M	PC8_M	MUX_WD	MUX_WD	MUX_WD	PC8_W	PC8_W	
ALU	rt	cal_r,st	MFRTE	ForwardRTE	RT_E			AO	AO	PC8_M	PC8_M	MUX_WD	MUX_WD	MUX_WD	PC8_W	PC8_W	
IR_M DM	rt	st	MFRTM	ForwardRTM	RT_M							MUX_WD	MUX_WD	MUX_WD	PC8_W	PC8_W	
					0	3	3	1	1	4	4	2	2	2	5	5	

```
define RF RDl ('cal r D||'cal i D||'load D||'store D||'beq D||(IR D['op]=='R&(IR D['func]=='jr||IR D['func]=='jalr)))
       define RF_RD2 ('cal_r_D||'store_D||'beq_D)
      & IR_D['rs]==IR_E['rd] & IR_D['rs]!=0) ? 3 :
                                   ('RF RD1 & 'cal r M & IR D['rs]==IR M['rd] & IR D['rs]!=0) ? 1 :
('RF RD1 & 'cal i M & IR D['rs]==IR M['rt] & IR D['rs]!=0) ? 1 :
('RF RD1 & (IR M['op]=='jal) & IR D['rs]==31 & IR D['rs]!=0) ? 4 :
                                  (RF_RD1 & Gal_M & IR_D[ rs]==IR_M[ rt] & IR_D[ rs]!=0) ? 4:

('RF_RD1 & (IR_M['op]=='jal) & IR_D['rs]=31 & IR_D[ rs]!=0) ? 4:

('RF_RD1 & (IR_M['op]=='R&&IR_M['func]=='jalr) & IR_D['rs]==IR_M['rd] & IR_D['rs]!=0) ? 4:

('RF_RD1 & 'cal_r_W & IR_D['rs]==IR_M['rd] & IR_D['rs]!=0) ? 2:

('RF_RD1 & 'cal_i_W & IR_D['rs]==IR_M['rt] & IR_D['rs]!=0) ? 2:
                                     RF_RD1 &
                                                  'load_W & IR_D['rs]==IR_W['rt] & IR_D['rs]!=0) ? 2 :
                                  assign ForwardRTD =
                                    'RF_RD2 & (IR_E['op]=='R&&IR_E['func]=='jalr) & IR_D['rt]==IR_E['rd] & IR_D['rt]!=0) ? 3 :
'RF_RD2 & 'cal_r_M & IR_D['rt]==IR_M['rd] & IR_D['rt]!=0) ? 1 :
'RF_RD2 & 'cal_i_M & IR_D['rt]==IR_M['rt] & IR_D['rt]!=0) ? 1 :
                                   (`RF_RD2 &
(`RF_RD2 &
                                   ('RF_RD2 & (IR_M['op]=='jal) & IR_D['rt]==31 & IR_D['rt]=0) ? 4:

('RF_RD2 & (IR_M['op]=='R&&IR_M['func]=='jalr) & IR_D['rt]=IR_M['rd] & IR_D['rt]!=0) ? 4:

('RF_RD2 & 'cal_r_W & IR_D['rt]==IR_W['rd] & IR_D['rt]!=0) ? 2:
                                   (`RF_RD2 &
                                                   `cal_i_W & IR_D[`rt]==IR_W[`rt] & IR_D[`rt]!=0) ? 2 :
                                   (RF_RD2 & 'load W & IR_D['xt]=R[W['xt] & IR_D['xt]!=0) ? 2 :
('RF_RD2 & (IR_W['op]=='jal) & IR_D['xt]==31 & IR_D['xt]!=0) ? 5 :
                                   ('RF_RD2 & (IR_W['op]==']al) & IR_D['rt]==31 & IR_D['rt]==0) ? 5:
('RF_RD2 & (IR_W['op]=='R&&IR_W['func]=='jalr) & IR_D['rt]==IR_W['rd] & IR_D['rt]!=0) ? 5:0;
```

#### 更新后的数据通路 加入了转发 MUX

	部件	输入		输入	来源	MUX	MUX控制	lw	SW	addu	subu	ori	lui	beq	j	jal	jalr	jr	sll
	PC																		
F级功能部件	ADD4		PC					PC	PC	PC	PC	PC	PC	PC	PC	PC	PC	PC	PC
	IM		PC					PC	PC	PC	PC	PC	PC	PC	PC	PC	PC	PC	PC
D级更新PC	PC		ADD4					ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4
	IR_D		IM					IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
D級流水线寄存器	PC4_D		ADD4											ADD4	ADD4	ADD4	ADD4		
	PC8_D		ADD4+4											ADD4+4	ADD4+4	ADD4+4	ADD4+4		
	RF	A1	IR_D[ts]					IR_D[rs]	IR_D[rs]	IR_D[rs]	IR_D[rs]	IR_D[rs]	IR_D[rs]	IR_D[rs]			IR_D[rs]	IR_D[rs]	IR_D[rs]
	KF.	A2	IR_D[rt]							IR_D[rt]	IR_D[rt]			IR_D[rt]					IR_D[rt]
	EXT		IR_D[i16]					IR Dfi161	IR Dli161			IR Dfi161	IR Dfi161						
D級功能部件		D1	MFRSD											RF.RD1					
D 40C-97 ILL III I I	CMP	D2	MFRTD											RF.RD2					
		PC4	PC4 D								_	_		PC4 D	PC4 D	PC4 D			-
	NPC	126					_				_	_			IR D[i26]				_
F级更新PC	DC.	120	IR_D[i26]	MFRSD	LIDO	MUX PC	DC sal	ADD4	ADDA	ADD4	ADD4	ADD4	ADD4	NDC IK_D[ITP]	IK_U[IZ6]	NPC	RE RD1	00.004	4004
E級更新PU	IR E		IR D	MFKSD	NPC	MUX_PC	PC_sel	IR D	IR D	IR D	IR D	IR D	IR D	INPC	NPC	IR_D	IR D	KF.KUI	IR D
								IK_D	IK_D	IK_D	IK_D	IR_D	IR_D					_	IK_D
	PC4_E		PC4_D									_	_			PC4_D	PC4_D		-
E级流水线寄存器	PC8_E		PC8_D										_			PC8_D	PC8_D		
	RS_E		MFRSD					RF.RD1	RF.RD1	RF.RD1	RF.RD1	RF.RD1	RF.RD1						RF.RD1
	RT_E		MFRTD						RF.RD2	RF.RD2	RF.RD2								RF.RD2
	EXT_E		EXT					EXT	EXT			EXT	EXT						
	ALU	A	MFRSE	IR_E[sh]		MUX_ALUA	ALU_asel	RS_E	RS_E	RS_E	RS_E	RS_E	RS_E						IR_E[sh]
n Art out, Art dan Art.		В	MFRTE	EXT_E		MUX ALUB	ALU bsel	EXT_E	EXT_E	RT_E	RT_E	EXT_E	EXT_E						RT_E
E級功能部件		D1																	
	XALU	D2																	
	IR_M		IR E					IR E	IR E	IR E	IR E	IR E	IR E			IR E	IR E		IR E
	PC4 M		PC4 E					III C	III_L	III L	11.	11.	11/20			PC4 E	PC4 E		11100
	PC8_M		PC8 E									_				PC8 E	PC8 E		
M级流水线寄存器	AO M		ALU					ALU	ALU	ALU	ALU	ALU	ALU			PC0_E	PCO_E		ALU
			ALU				_	ALU	ALU	ALU	ALU	ALU	ALU		_				ALU
	XAO_M										_	_	_		_			_	+
	RT_M		MFRTE						RT_E										_
M级功能部件	DM	A	AO_M					AO_M	AO_M										-
MAN STREET		WD	MFRTM						RT_M										
	IR_W		IR_M					IR_M		IR_M	IR_M	IR_M	IR_M			IR_M	IR_M		IR_M
	PC4_W		PC4_M													PC4_M	PC4_M		
W級流水线寄存器	PC8_W		PC8_M													PC8_M	PC8_M		
	AO_W		AO_M							AO_M	AO_M	AO_M	AO_M						AO_M
	XAO W																		
	DR W		DM					DM											
			J. 111					2.111											
	EXT_DM																		
W级功能部件		A3	IR W[rt]	IR W[rd]	0x1F	MUX arfA	ReaDst	IR W[rt]		ID Wiled	IR Wiled	IR_W[rt]	IR Wirth			0x1F	IR_W[rd]		IR Wird
	RF	WD		DR W	PC8 W		MemtoRea			AO W	AO W	AO W	AO W			PC8 W	PC8 W		AO W
		VVU	IMU_VV	DK_VV	rco_VV	IINIOV_AAD	piviemtokeg	UK_VV		MO_W	IMO_W	IMO_W	IMO_W		1	ILCO_AA	ILCO_AA		MU_W

#### Forward\_mux 代码如下

```
always@(*) begin
     case(ForwardRSD)
         3'b000 : MFRSD <= RF_RD1;
         3'b001 : MFRSD <= AO_M;
         3'b010 : MFRSD <= WD;
         3'b011 : MFRSD <= PC8 E;
         3'b100 : MFRSD <= PC8_M;
         3'b101 : MFRSD \leftarrow PC8_W;
         default : MFRSD <= 0;</pre>
     endcase
     case(ForwardRTD)
         0: MFRTD <= RF_RD2;</pre>
         1: MFRTD <= AO_M;
         2: MFRTD <= WD;
         3: MFRTD <= PC8_E;
         4: MFRTD <= PC8_M;
         5: MFRTD <= PC8_W;
         default: MFRTD <= 0;</pre>
     endcase
```

case(ForwardRSE)

```
0:MFRSE <= RS_E;</pre>
   1:MFRSE <= AO_M;
   2:MFRSE <= WD;
   3:MFRSE <= 0;
   4:MFRSE <= PC8_M;
   5:MFRSE <= PC8_W;
   default:MFRSE <= 0;</pre>
endcase
case(ForwardRTE)
   0:MFRTE <= RT_E;</pre>
   1:MFRTE <= AO_M;
   2:MFRTE <= WD;
   3:MFRTE <= 0;
   4:MFRTE <= PC8_M;
   5:MFRTE <= PC8_W;
   default:MFRTE <= 0;</pre>
endcase
case(ForwardRTM)
   0:MFRTM <= RT_M;</pre>
   1:MFRTM <= 0;
   2:MFRTM <= WD;
```

3:MFRTM <= 0;

```
4:MFRTM <= 0;
5:MFRTM <= PC8_W;
default:MFRTM <= 0;
endcase
```

end

### 五. 主程序,数据通路设计,tb




Figure 7.58 Pipelined processor with full hazard handling

数据通路主要采用如上架构 区别是分布式译码


- 1. 流水线的设计以追求性能为第一目标,因此必须尽最大可能**支持转发**以解决数据冒险。这一点在本 project 的最终成绩中所占比重较大,课上测试时会通过测试程序所跑的**总周期数**进行判定,望大家慎重对待。
- 2. 对于 b 类和 j 类指令,流水线设计必须**支持延迟槽**,因此设计需要注意使用 PC+8。

3. 为了解决数据冒险而设计的转发数据来源必须是**某级流水线寄存器**,不允许 对功能部件的输出直接进行转发。

#### 4.分布式译码

#### □ 分布式式控制器

- 控制器分布在多个流水线阶段
- 每级控制器只产生该级功能部件相关的译码信号
- 流水指令



需要以下几个 MUX 多路选择器

- 1.GRF 的 WA 端选择 Rd,Rt 需要一个 MUX,控制信号 RegDst[1:0]
- 2.GRF 的 WD 输入端,有三种选择: RF.RD2, ALU 的输出, lui 指令直接对 imm16 后边补 16 位 0, 需要 2 选 4MUX,选择信号 MemToReg[1:0]
  - 3. ALU的 A端两种选择, RF.RD1或 IR E[sh]的输出,选择信号 ALUASrc
  - 4.ALU的B端两种选择, RF.RD2或EXT的输出,选择信号ALUBSrc

#### 1.mux.v

模块接口

```
文件
                模块接口定义
               module mux(
mux. v
                    input [31:0] EXT_E,
                     input [31:0] IR_E,
                     input [31:0] IR_W,
                     input [31:0] DR_W,
                     input [31:0] AO_W,
                     input [31:0] PC8_W,
                     input [31:0] MFRSE,
                     input [31:0] MFRTE,
                     input ALUasel,
                     input ALUbsel,
                     input [1:0] RegDst,
                     input [1:0] MemtoReg,
                     output reg[31:0] ALU_A,
                     output reg[31:0] ALU_B,
                     output reg[4:0] MUX A3,
                     output reg[31:0] MUX_WD
```

```
always@(*) begin
       case(ALUasel)
          1'b0: ALU A<=MFRSE;
          1'b1: ALU_A<={27'b0, IR_E[10:6]};
       endcase
       case(ALUbsel)
          1'b0: ALU B<=MFRTE;
          1'b1: ALU_B<=EXT_E;
       endcase
       case(RegDst)
          2'b00: MUX A3<=IR W[20:16];
          2'b01: MUX A3<=IR W[15:11];
          2'b10: MUX A3<=32'h1f;
          2'b11: MUX A3<=0;
       endcase
       case (MemtoReg)
```

```
2'b00: MUX_WD<=AO_W;

2'b01: MUX_WD<=DR_W;

2'b10: MUX_WD<=PC8_W;

2'b11: MUX_WD<=0;

endcase
```

end

#### 2.mips.v

文件	模块接口定义
mips.v	module mips(
	input clk,
	input reset
	);

```
pc my_pc(clk,reset,PC_en,next_pc,PC);
  im my im(PC,Instr);
my ID(clk,ID reset||reset,ID en,Instr,PC,IR D,PC D,PC4 D,PC8 D);
  controller
my controllerD(.op(IR D[`op]),.func(IR D[`func]),.ExtOp(EXTop),.B
ranch(Branch),.if_j(if_j),.PCsel(PC_sel));
  grf
my grf(clk,reset,RegWrite,IR D[`rs],IR D[`rt],MUX A3,MUX WD,PC W,
RF RD1, RF RD2);
  cmp my cmp (MFRSD, MFRTD, Zero);
  ext my_ext(IR_D[`imm16],EXTop,EXT_out);
  npc
my npc(PC4,PC4 D,IR D[`imm26],MFRSD,Zero,Branch,if j,PC sel,next
pc);
  EX
my EX(clk,EX reset||reset,EX en,IR D,PC D,PC4 D,PC8 D,MFRSD,MFRTD
```

```
,EXT out, IR E, PC E, PC4 E, PC8 E, RS E, RT E, EXT E);
       controller
my controllerE(.op(IR E[`op]),.func(IR E[`func]),.ALUCtrl(ALUCtrl
),.ALUASrc(ALUASrc),.ALUBSrc(ALUBSrc));
       alu my alu(ALU A, ALU B, ALUCtrl, ALU out);
      MEM
my MEM(clk, MEM reset||reset, MEM en, IR E, PC E, PC4 E, PC8 E, ALU out,
MFRTE, IR M, PC M, PC4 M, PC8 M, AO M, RT M);
       controller
\label{lem:my_controllerM(.op(IR_M[`op]),.func(IR_M[`func]),.MemRead(MemRead)} % \label{lem:my_controllerM(.op(IR_M[`op]),.func(IR_M[`func]),.MemRead(MemRead)} % \label{lem:my_controllerM(.op(IR_M[`op]),.func(IR_M[`func]),.MemRead(MemRead))} % \label{lem:my_controllerM(.op(IR_M[`op]),.func(IR_M[`op]),.MemRead(MemRead))} % \label{lem:my_controllerM(.op(IR_M[`op]),.func(IR_M[`op]),.MemRead(MemRead))} % \label{lem:my_controllerM(.op(IR_M[`op]),.func(IR_M[`op]),.MemRead(MemRead))} % \label{lem:my_controllerM(.op(IR_M[`op]),.func(IR_M[`op]),.MemRead(MemRead))} % \label{lem:my_controllerM(.op(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`op]),.func(IR_M[`
),.MemWrite(MemWrite));
       dm my dm(clk,reset,MemWrite,MemRead,AO M,MFRTM,PC M,DM out);
       WB
my WB(clk, WB reset||reset, WB en, IR M, PC M, PC4 M, PC8 M, AO M, DM out
, IR W, PC W, PC4 W, PC8 W, AO W, DR W);
       controller
my controllerW(.op(IR W[`op]),.func(IR W[`func]),.RegDst(RegDst),
 .RegWrite(RegWrite), .MemtoReg(MemtoReg));
my mux(EXT E, IR E, IR W, DR W, AO W, PC8 W, MFRSE, MFRTE, ALUASrc, ALUBSr
c, RegDst, MemtoReg, ALU A, ALU B, MUX A3, MUX WD);
       forward mux
my forward(RS E,RT E,RT M,MUX WD,AO M,PC8 E,PC8 M,PC8 W,RF RD1,RF
RD2, ForwardRSD, ForwardRTD, ForwardRSE, ForwardRTE, ForwardRTM, MFRSD
, MFRTD, MFRSE, MFRTE, MFRTM);
      hazardUnit
my hazard(IR D, IR E, IR M, IR W, ID en, EX reset, PC en, ForwardRSD, For
wardRTD, ForwardRSE, ForwardRTE, ForwardRTM);
```

#### 3.tb

module test;

```
// Inputs
reg clk;
reg reset;
// Instantiate the Unit Under Test (UUT)
mips uut (
    .clk(clk),
    .reset(reset)
);
initial begin
    clk = 0;
    reset = 1;
    #12 reset = 0;
end
always #10 clk = ~clk;
```

#### 五. 测试程序

# (1)转发机制覆盖测试

#### 测试目录:

endmodule

```
一. D级rs
1.D级rs与E级jal
2.D级Rs与M级cal_r
3.D级Rs与M级cal_i
4.D级Rs与M级jal
5.D级Rs与W级cal_r
6.D级Rs与W级cal_i
7.D级Rs与W级loadrt
8.D级Rs与W级jal
每一项又分为: cal_r,cal_i,ld,st,beq,jr,jalr
二.D级Rt
1.D级rt与E级jal
2.D级Rt与M级cal_r
```

```
3.D级Rt与M级cal i
```

- 4.D级Rt与M级jal
- 5.D级Rt与W级cal\_r
- 6.D级Rt与W级cal\_i
- 7.D级Rt与W级load rt
- 8.D级Rt与W级jal

每一项又分为: cal r, st, beq

- 三. E级Rs
- 1.E级Rs与M级cal\_r
- 2.E级Rs与M级cal\_i
- 3.E级Rs与M级jal
- 4.E级Rs与W级cal\_r
- 5.E级Rs与W级cal\_i
- 6.E级Rs与W级load
- 7.E级Rs与W级jal

每一项又分为: cal r, cal i, ld, st

四. E级Rt

- 1.E级Rt与M级cal\_r
- 2. E级Rt与M级cal i
- 3. E级Rt与M级jal
- 4.E级Rt与W级cal r
- 5.E级Rt与W级cal\_i
- 6.E级Rt与W级load
- 7.E级Rt与W级jal

每一项又分为: cal\_r, st

- 五. M级Rt
- 1.M级Rt与W级cal\_r
- 2. M级Rt与W级cal\_i
- 3. M级Rt与W级load
- 4. M级Rt与W级jal

每一项又分为: st

- 一. D级 rs
- 1.D级rs与E级jal
- (1)Rs----cal\_r

ori \$t0,11

jal eee

addu \$t0,\$ra,\$0

eee:

```
110@00003000: $ 8 <= 0000000b
 130@00003004: $31 <= 0000300c
 150@00003008: $ 8 <= 0000300c
(2)Rs---cal_i
 ori $t0,11
 jal eee
 ori $t0,$ra,11
 eee:
 110@00003000: $ 8 <= 0000000b
 130@00003004: $31 <= 0000300c
 150@00003008: $ 8 <= 0000300f
2.D 级 Rs 与 M 级 cal_r
(1)Rs----cal_r
 ori $t0,11
 addu $t1,$t2,$t0
 nop
 addu $t2,$t1,$t0
 110@00003000: $ 8 <= 0000000b
 130@00003004: $ 9 <= 0000000b
 170@0000300c: $10 <= 00000016
(2)Rs---cal_i
 ori $t0,11
 addu $t1,$t2,$t0
 nop
```

```
ori $t0,$t1,1
 110@00003000: $ 8 <= 0000000b
 130@00003004: $ 9 <= 0000000b
 170@0000300c: $ 8 <= 0000000b
(3)Rs---load
 addu $a0,$0,$0
 nop
 lw $t0,0($a0)
 110@00003000: $ 4 <= 00000000
 150@00003008: $ 8 <= 00000000
(4)Rs---store
 ori $t0,111
 addu $a0,$0,$0
 nop
 sw $t0,0($a0)
 110@00003000: $ 8 <= 0000006f
 130@00003004: $ 4 <= 00000000
 150@0000300c: *00000000 <= 0000006f
(5)Rs---beq
 ori $t1,1
 addu $t2,$t1,$0
 nop
 beq $t2,$t1,out
```

```
nop
 out:
 nop
 11000003000: $ 9 <= 00000001
 130@00003004: $10 <= 00000001
(6)Rs---jr
 ori $t1,0x00003014
 addu $t2,$t1,$0
 nop
 jr $t2
 nop
 out:
 nop
 110@00003000: $ 9 <= 00003014
 130@00003004: $10 <= 00003014
3.D级Rs与M级cal_i
(1)Rs----cal_r
 ori $t0,11
 ori $t1,$t2,0
 nop
 addu $t2,$t1,$t0
 110@00003000: $ 8 <= 0000000b
 130@00003004: $ 9 <= 00000000
 170@0000300c: $10 <= 0000000b
```

```
(2)Rs---cal_i
 ori $t0,11
 ori $t1,$t2,0
 nop
 ori $t0,$t1,1
 110@00003000: $ 8 <= 0000000b
 130@00003004: $ 9 <= 00000000
 170@0000300c: $ 8 <= 00000001
 190@00003010: $ 8 <= 0000000b
 210@00003014: $ 9 <= 00000000
 250@0000301c: $ 8 <= 00000001
(3)Rs---load
 ori $a0,$0,0
 nop
 lw $t0,0($a0)
 110@00003000: $ 4 <= 00000000
 150@00003008: $ 8 <= 00000000
(4)Rs---store
 ori $t0,111
 ori $a0,$0,0
 nop
 sw $t0,0($a0)
 110@00003000: $ 8 <= 0000006f
```

```
150@0000300c: *00000000 <= 0000006f
(5)Rs---beq
 ori $t1,1
 ori $t2,$t1,0
 nop
 beq $t2,$t1,out
 nop
 out:
 nop
 110000003000: $ 9 <= 00000001
 130@00003004: $10 <= 00000001
 (6)Rs---jr
 ori $t1,0x00003014
 ori $t2,$t1,0
 nop
 jr $t2
 nop
 out:
 nop
 110@00003000: $ 9 <= 00003014
 130@00003004: $10 <= 00003014
4.D级Rs与M级jal
(1)Rs----cal_r
```

130@00003004: \$ 4 <= 00000000

```
ori $t0,11
 jal eee
 nop
 addu $t0,$ra,$0
 eee:
(2)Rs---cal_i
 ori $t0,11
 jal eee
 nop
 ori $t0,$ra,11
 eee:
(3)Rs---load
 ori $a0,$0,0x00003000
 jal eee
 subu $ra,$ra,$a0
 eee:
 lw $t1,0($ra)
(4)Rs---store
 ori $t1,1
 ori $a0,$0,0x00003000
 jal eee
 subu $ra,$ra,$a0
 eee:
```

```
sw $t1,0($ra)
5.D 级 Rs 与 W 级 cal_r
(1)Rs----cal_r
  ori $t0,11
  addu $t1,$t2,$t0
  nop
  nop
  addu $t2,$t1,$t0
(2)Rs---cal_i
  ori $t0,11
  addu $t1,$t2,$t0
  nop
  nop
  ori $t0,$t1,1
(3)Rs---load
  addu $a0,$0,$0
  nop
  nop
  lw $t0,0($a0)
(4)Rs---store
  ori $t0,111
  addu $a0,$0,$0
  nop
  nop
```

```
sw $t0,0($a0)
(5)Rs---beq
  ori $t1,1
  addu $t2,$t1,$0
  nop
  nop
 beq $t2,$t1,out
  nop
  out:
  nop
(6)Rs---jr
  ori $t1,0x00003014
  addu $t2,$t1,$0
  nop
  nop
 jr $t2
  nop
  out:
  nop
6.D级Rs与W级cal_i
(1)Rs----cal_r
  ori $t0,11
 ori $t1,$t2,0
  nop
```

```
nop
 addu $t2,$t1,$t0
(2)Rs---cal_i
 ori $t0,11
 ori $t1,$t2,0
 nop
 nop
 ori $t0,$t1,1
(3)Rs---load
 ori $a0,$0,0
 nop
 nop
 lw $t0,0($a0)
(4)Rs---store
 ori $t0,111
 ori $a0,$0,0
 nop
 nop
 sw $t0,0($a0)
(5)Rs---beq
 ori $t1,1
 ori $t2,$t1,0
 nop
```

```
nop
 beq $t2,$t1,out
 nop
 out:
 nop
(6)Rs---jr
 ori $t1,0x00003014
 ori $t2,$t1,0
 nop
 nop
 jr $t2
 nop
 out:
 nop
7.D 级 Rs 与 W 级 load rt
(1)Rs----cal_r
 ori $t1,1
 ori $t0,0x0000000
 lw $t1,0($t0)
 nop
 nop
 addu $t2,$t1,$t0
 11000003000: $ 9 <= 00000001
 130@00003004: $ 8 <= 00000000
```

```
150@00003008: $ 9 <= 00000000
 210@00003014: $10 <= 00000000
(2)Rs---cal_i
 ori $t1,1
 ori $t0,0x00000000
 lw $t1,0($t0)
 nop
 nop
 ori $t0,$t1,1
 110@00003000: $ 9 <= 00000001
 130@00003004: $ 8 <= 00000000
 150@00003008: $ 9 <= 00000000
 210@00003014: $ 8 <= 00000001
(3)Rs---load
 ori $t0,0x00000000
 lw $t1,0($t0)
 nop
 nop
 lw $t0,0($t1)
 110@00003000: $ 8 <= 00000000
 130@00003004: $ 9 <= 00000000
 190@00003010: $ 8 <= 00000000
  (4) Rs---store
```

```
ori $t0,0x00000000
 lw $t1,0($t0)
 nop
 nop
 sw $t0,0($t1)
 110@00003000: $ 8 <= 00000000
 130@00003004: $ 9 <= 00000000
 170@00003010: *00000000 <= 00000000
(5)Rs---beq
 ori $t1,1
 ori $t0,0x00000000
 lw $t1,0($t0)
 ori $t2,$t1,0
 nop
 beq $t1,$t2,out
 nop
 out:
 nop
 11000003000: $ 9 <= 00000001
 130@00003004: $ 8 <= 00000000
 150@00003008: $ 9 <= 00000000
 190@0000300c: $10 <= 00000000
(6)Rs---jr
```

```
ori $t0,0x00000000
 ori $t2,$0,0x00003020
 sw $t2,0($t0)
 lw $t1,0($t0)
 nop
 nop
 jr $t1
 nop
 out:
 nop
 110@00003000: $ 8 <= 00000000
 130@00003004: $10 <= 00003020
 130@00003008: *00000000 <= 00003020
 170@0000300c: $ 9 <= 00003020
8.D 级 Rs 与 W 级 jal
(1)Rs----cal_r
 ori $t0,11
 jal eee
 nop
 nop
 addu $t0,$ra,$0
 eee:
(2)Rs---cal_i
 ori $t0,11
```

```
jal eee
  nop
  nop
  ori $t0,$ra,11
  eee:
(3)Rs---load
  ori $a0,$0,0x00003000
  jal eee
  subu $ra,$ra,$a0
  eee:
  nop
  lw $t1,0($ra)
(4)Rs---store
  ori $t1,1
 ori $a0,$0,0x00003000
  jal eee
  subu $ra,$ra,$a0
  eee:
  nop
  sw $t1,0($ra)
二 . D 级 Rt
1.D级rt与E级jal
(1)Rt----cal_r
  ori $t0,11
```

```
jal eee
 addu $t0,$0,$ra
 eee:
 110@00003000: $ 8 <= 0000000b
 130@00003004: $31 <= 0000300c
 150@00003008: $ 8 <= 0000300c
(2)Rt---store
2.D级Rt与M级cal_r
(1)Rt----cal_r
 ori $t0,11
 addu $t1,$t2,$t0
 nop
 addu $t2,$t0,$t1
(2)Rt---store
 ori $t0,111
 addu $a0,$t0,$0
 nop
 sw $a0,0($0)
(2)Rt---beq
 ori $t1,1
 addu $t2,$t1,$0
 nop
 beq $t1,$t2,out
 nop
```

```
out:
 nop
3.D 级 Rt 与 M 级 cal_i
(1)Rt----cal_r
 ori $t0,11
 ori $t1,$t2,0
 nop
 addu $t2,$t0,$t1
(2)Rt---store
 ori $a0,$0,111
 nop
 sw $a0,0($0)
(3)Rt---beq
 ori $t1,1
 ori $t2,$t1,0
 nop
 beq $t1,$t2,out
 nop
 out:
 nop
4.D级Rt与M级jal
(1)Rt----cal_r
 ori $t0,11
 jal eee
```

```
nop
 addu $t0,$0,$ra
 eee:
(2)Rt---store
 ori $t1,1
 ori $a0,$0,0x00003000
 jal eee
 subu $ra,$ra,$a0
 eee:
 sw $ra,0($0)
5.D级Rt与W级cal_r
(1)Rt----cal_r
 ori $t0,11
 addu $t1,$t2,$t0
 nop
 nop
 addu $t2,$t0,$t1
 (2)Rt---store
 ori $t0,111
 addu $a0,$0,$0
 nop
 nop
 sw $a0,0($0)
(3)Rt---beq
```

```
ori $t1,1
 addu $t2,$t1,$0
 nop
 nop
 beq $t1,$t2,out
 nop
 out:
 nop
6.D级Rt与W级cal_i
(1)Rt----cal_r
 ori $t0,11
 ori $t1,$t2,0
 nop
 nop
 addu $t2,$t0,$t1
(4)Rt---store
 ori $t0,111
 ori $a0,$0,0
 nop
 nop
 sw $a0,0($0)
(5)Rt---beq
 ori $t1,1
 ori $t2,$t1,0
```

```
nop
 nop
 beq $t1,$t2,out
 nop
 out:
 nop
7.D 级 Rt 与 W 级 load rt
(1)Rt----cal_r
 ori $t1,1
 ori $t0,0x0000000
 lw $t1,0($t0)
 nop
 nop
 addu $t2,$t0,$t1
(2)Rt---store
 ori $t0,0x00000000
 lw $t1,0($t0)
 nop
 nop
 sw $t1,0($0)
(3)Rs---beq
 ori $t1,1
 ori $t0,0x00000000
```

```
lw $t1,0($t0)
 ori $t2,$t1,0
 nop
 beq $t2,$t1,out
 nop
 out:
 nop
8.D 级 Rt 与 W 级 jal
(1)Rt----cal_r
 ori $t0,11
 jal eee
 nop
 nop
 addu $t0,$0,$ra
 eee:
(2)Rt---store
 ori $t1,1
 ori $a0,$0,0x00003000
 jal eee
 subu $ra,$ra,$a0
 eee:
 nop
 sw $ra,0($0)
```

三 . E级Rs

# 1.E级Rs与M级cal\_r (1)Rs----cal\_r ori \$t2,\$0,111 addu \$t1,\$t2,\$t3 subu \$t4,\$t1,\$0 110@00003000: \$10 <= 0000006f 130@00003004: \$ 9 <= 0000006f 150@00003008: \$12 <= 0000006f (2) Rs----cal i ori \$t2,\$0,111 subu \$t4,\$t2,\$0 ori \$t2,\$t4,111 (3)Rs----load addu \$t1,\$t2,\$t3 lw \$t2,0(\$t1) 110@00003000: \$ 9 <= 00000000 130@00003004: \$10 <= 00000000 (4)Rs----store addu \$t1,\$t2,\$t3 sw \$t2,0(\$t1) 2.E级Rs与M级cali (1)Rs----cal\_r ori \$t2,\$0,111

ori \$t1,\$t2,0

```
subu $t4,$t1,$0
(2) Rs----cal_i
 ori $t2,$0,111
 ori $t4,$t2,0
(3)Rs----load
 ori $t1,$t2,$t3
 lw $t2,0($t1)
(4)Rs----store
 ori $t1,$t2,$t3
 sw $t2,0($t1)
3.E级Rs与M级jal
(1)Rs----cal_r
 jal eee
 subu $t1,$ra,$t2
 eee:
(2)Rs----cal_i
 jal eee
 lui $ra,111
 eee:
 (3)Rs----load
 jal eee
 lw $0,0($ra)
 eee:
```

(4)Rs----store

```
jal eee
 sw $0,0($ra)
 eee:
4.E级Rs与W级cal_r
(1)Rs----cal_r
 ori $t2,$0,111
 addu $t1,$t2,$t3
 nop
 subu $t4,$t1,$0
(2) Rs----cal i
 ori $t2,$0,111
 subu $t4,$t2,$0
 nop
 ori $t2,$t4,111
(3)Rs----load
 addu $t1,$t2,$t3
 nop
 lw $t2,0($t1)
(4)Rs----store
 addu $t1,$t2,$t3
 nop
 sw $t2,0($t1)
5.E级Rs与W级cal_i
(1)Rs----cal_r
```

```
ori $t2,$0,111
 ori $t1,$t2,0
 nop
 subu $t4,$t1,$0
(2) Rs----cal_i
 ori $t2,$0,111
 nop
 ori $t4,$t2,0
(3)Rs----load
 ori $t1,$t2,$t3
 nop
 lw $t2,0($t1)
(4)Rs----store
 ori $t1,$t2,$t3
 nop
 sw $t2,0($t1)
6.E级Rs与W级load
(1)Rs----cal_r
 ori $t1,1
 ori $t0,0x00000000
 lw $t1,0($t0)
 nop
 addu $t2,$t1,$t0
 (2)Rs---cal_i
```

```
ori $t1,1
 ori $t0,0x00000000
 lw $t1,0($t0)
 nop
 ori $t0,$t1,1
(3)Rs---load
 ori $t0,0x00000000
 lw $t1,0($t0)
 nop
 lw $t0,0($t1)
(4)Rs---store
 ori $t0,0x00000000
 lw $t1,0($t0)
 nop
 sw $t0,0($t1)
7.E级Rs与W级jal
(1)Rs----cal_r
 jal eee
 nop
 eee:
 subu $t1,$ra,$t2
(2) Rs----cal_i
 jal eee
 nop
```

```
eee:
 lui $ra,111
(3) Rs----load
 ori $t1,0x00003000
 jal eee
 eee:
 subu $ra,$ra,$t1
 lw $0,0($ra)
(4)Rs----store
 ori $t1,0x00003000
 jal eee
 eee:
 subu $ra,$ra,$t1
 sw $0,0($ra)
四.E级Rt
1.E级Rt与M级cal_r
(1)Rt----cal_r
 ori $t2,$0,111
 addu $t1,$t2,$t3
 subu $t4,$0,$t1
 110@00003000: $10 <= 0000006f
 130@00003004: $ 9 <= 0000006f
```

150@00003008: \$12 <= ffffff91

170@0000300c: \$10 <= 0000006f

```
190@00003010: $ 9 <= 0000006f
 210@00003014: $12 <= ffffff91
(2)Rt----store
 addu $t1,$t2,$t3
 sw $t1,0($t2)
 110@00003000: $ 9 <= 00000000
 110@00003004: *00000000 <= 00000000
2.E级Rt与M级cal_i
(1)Rt----cal_r
 ori $t2,$0,111
 ori $t1,$t2,0
 subu $t4,$0,$t1
 110@00003000: $10 <= 0000006f
 130@00003004: $ 9 <= 0000006f
 150@00003008: $12 <= ffffff91
(2)Rt----store
 ori $t1,$t2,100
 sw $t1,0($t1)
 110@00003000: $ 9 <= 00000064
 110@00003004: *00000064 <= 00000064
3.E级Rt与M级jal
(1)Rt----cal_r
 jal eee
 subu $t1,$t2,$ra
```

```
110@00003000: $31 <= 00003008
 130@00003004: $ 9 <= ffffcff8
(2)Rt----store
 jal eee
 sw $ra,0($0)
 eee:
 110@00003000: $31 <= 00003008
 110@00003004: *00000000 <= 00003008
4.E级Rt与W级cal_r
(1)Rt----cal_r
 ori $t2,$0,111
 addu $t1,$t2,$t3
 nop
 subu $t4,$0,$t1
 110@00003000: $10 <= 0000006f
 130@00003004: $ 9 <= 0000006f
 170@0000300c: $12 <= ffffff91
(2)Rt----store
 addu $t1,$t2,$t3
 nop
 sw $t1,0($t2)
 11000003000: $ 9 <= 00000000
 130@00003008: *00000000 <= 00000000
```

eee:

```
5.E级Rt与W级cal_i
(1)Rt----cal_r
 ori $t2,$0,111
 ori $t1,$t2,0
 nop
 subu $t4,$0,$t1
 110@00003000: $10 <= 0000006f
 130@00003004: $ 9 <= 0000006f
 170@0000300c: $12 <= ffffff91
(2)Rt----store
 ori $t1,$t2,$t3
 nop
 sw $t1,0($t2)
 110@00003000: $ 9 <= 00000064
 130@00003008: *00000000 <= 00000064
6.E级Rt与W级load
(1)Rt----cal_r
 ori $t1,1
 ori $t0,0x00000000
 lw $t1,0($t0)
 nop
 addu $t2,$t0,$t1
 110@00003000: $ 9 <= 00000001
 130@00003004: $ 8 <= 00000000
```

```
150@00003008: $ 9 <= 00000000
 190@00003010: $10 <= 00000000
(2)Rt---store
 ori $t0,0x00000000
 lw $t1,0($t0)
 nop
 sw $t1,0($t0)
 110@00003000: $ 8 <= 00000000
 130@00003004: $ 9 <= 00000000
 150@0000300c: *00000000 <= 00000000
7.E级Rt与W级jal
(1)Rt----cal_r
 jal eee
 nop
 eee:
 subu $t1,$t2,$ra
 110@00003000: $31 <= 00003008
 150@00003008: $ 9 <= ffffcff8
(2)Rt----store
 ori $t1,0x00003000
 jal eee
 subu $ra,$ra,$t1
 eee:
 sw $ra,0($0)
```

110@00003000: \$ 9 <= 00003000

130@00003004: \$31 <= 0000300c

150@00003008: \$31 <= 0000000c

150@0000300c: \*00000000 <= 0000000c

### 五.M级Rt

### 1.M 级 Rt 与 W 级 cal\_r

ori \$t2,10

addu \$t1,\$t2,\$t3

sw \$t1,0(\$0)

110@00003000: \$10 <= 0000000a

130@00003004: \$ 9 <= 0000000a

130@00003008: \*00000000 <= 00000000a

### 2.M 级 Rt 与 W 级 cal\_i

ori \$t2,10

ori \$t1,\$t2,10

sw \$t1,0(\$0)

110@00003000: \$10 <= 0000000a

130@00003004: \$ 9 <= 0000000a

130@00003008: \*00000000 <= 0000000a

### 3.M 级 Rt 与 W 级 load

ori \$t2,10

lw \$t2,0(\$0)

sw \$t2,0(\$0)

110@00003000: \$10 <= 0000000a

```
130@00003004: $10 <= 00000000
```

130@00003008: \*00000000 <= 00000000

### 4.M 级 Rt 与 W 级 jal

ori \$t2,10

jal eee

sw \$ra,0(\$0)

eee:

110@00003000: \$10 <= 0000000a

130@00003004: \$31 <= 0000300c

130@00003008: \*00000000 <= 0000300c

# (2)暂停机制覆盖测试

### 测试目录:

- 一. Beq\_rs/rt
- (1)E级cal\_r\_rd
- (2) E级cal\_i\_rt
- (3) E级load\_rt
- (4) M级load\_rt
- 二. Cal\_r\_rs/rt
  - E级 load\_rt
- $\equiv$ . Cal\_i\_rs
  - E级 load\_rt
- 四. load\_rs
  - E级 load\_rt
- 五. store\_rs
  - E级 load\_rt
- 六. jr\_rs
  - (1)E级cal\_r\_rd

```
(2) E级cal_i_rt
(3) E级load_rt
(4) M级load_rt
—. Веq
(1) E段cal_r
ori $s0,1
addu $s1,$s0,$0
beq $s0,$s1,eee
nop
eee:
nop
110000003000: $16 <= 00000001
130@00003004: $17 <= 00000001
```

(2) E段cal\_i
ori \$s0,1
ori \$s1,\$s0,2
beq \$s1,\$s0,eee

eee:

nop

110@00003000: \$16 <= 00000001

130@00003004: \$17 <= 00000003

(3) E 段 load

ori \$s0,\$0,10

```
lw $s1,0($0)
beq $s1,$s0,eee
nop
eee:
nop
110@00003000: $16 <= 0000000a
130@00003004: $17 <= 00000000
(4) M段load
ori $s0,$0,10
lw $s1,0($0)
nop
beq $s1,$s0,eee
nop
eee:
addu $t0,$t0,$t0
110@00003000: $16 <= 0000000a
130@00003004: $17 <= 00000000
230@00003014: $ 8 <= 00000000
\equiv. Cal_r
E段load
lw $t2,0($0)
addu $t2,$t2,$t2
11000003000: $10 <= 00000000
```

```
150@00003004: $10 <= 00000000
```

三. Cal\_i

E 段 load

lw \$t2,0(\$0)

ori \$t2,\$t2,100

110@00003000: \$10 <= 00000000

150@00003004: \$10 <= 00000064

四. Load

E段load

lw \$t2,0(\$0)

lw \$t3,0(\$t2)

11000003000: \$10 <= 00000000

150@00003004: \$11 <= 00000000

 $\pm$ . store

E 段 load

lw \$t2,0(\$0)

sw \$t3,0(\$t2)

11000003000: \$10 <= 00000000

130@00003004: \*00000000 <= 00000000

六. Jr

(1) E段cal\_r

ori \$t3,\$0,0x0000300c

addu \$t2,\$t2,\$t3

```
jr $t2
nop
110@00003000: $11 <= 0000300c
130@00003004: $10 <= 0000300c
(2) E段cal i
ori $t3,$0,0x0000300c
ori $t2,$t3,0
jr $t2
nop
110@00003000: $11 <= 0000300c
130@00003004: $10 <= 0000300c
(3) E段load
ori $t3,$0,0x0000300c
sw $t3,0($0)
lw $t2,0($0)
jr $t2
nop
110@00003000: $11 <= 0000300c
110@00003004: *00000000 <= 0000300c
150@00003008: $10 <= 0000300c
(4) M段load
ori $t3,$0,0x0000300c
sw $t3,0($0)
```

```
lw $t2,0($0)
```

nop

jr \$t2

nop

110@00003000: \$11 <= 0000300c

110@00003004: \*00000000 <= 0000300c

150@00003008: \$10 <= 0000300c

### 综合测试

### 测试代码

ori \$a0,\$0,1999

ori \$a1,\$a0,111

lui \$a2,12345

lui \$a3,0xffff

lui \$t0,0xffff

beq \$a3,\$t0,eee

addu \$s7,\$0,\$a0

nop

ori \$a3,\$a3,0xffff

addu \$s0,\$a0,\$a1

addu \$s1,\$a3,\$a3

addu \$s2,\$a3,\$s0

beq \$s2,\$s3,eee

subu \$s0,\$a0,\$s2

```
subu $s1,$a3,$a3
eee:
subu $s2,$a3,$a0
subu $s3,$s2,$s1
ori $t0,$0,0x0000
sw $a0,0($t0)
nop
sw $a1,4($t0)
sw $s0,8($t0)
sw $s1,12($t0)
sw $s2,16($t0)
sw $s5,20($t0)
lw $t1,20($t0)
lw $t7,0($t0)
lw $t6,20($t0)
sw $t6,24($t0)
lw $t5,12($t0)
jal end
ori $t0,$t0,1
ori $t1,$t1,1
ori $t2,$t2,2
beq $t0,$t2,eee
lui $t3,1111
```

jal out

```
end:
addu $t0,$t0,$t7
jr $ra
out:
addu $t0,$t0,$t3
ori $t2,$t0,0
beq $t0,$t2,qqq
lui $v0,10
qqq:
lui $v0,11
j www
nop
www:
lui $ra,100
机器码
340407cf
3485006f
3c063039
3c07ffff
3c08ffff
10e80009
0004b821
00000000
34e7ffff
```

00858021 00e78821 00f09021 12530002 00928023 00e78823 00e49023 02519823 34080000 ad040000 00000000 ad050004 ad100008 ad11000c ad120010 ad150014 8d090014 8d0f0000 8d0e0014 ad0e0018 8d0d000c

0c000c25

35080001

35290001

354a0002

110affec

3c0b0457

0c000c27

010f4021

03e00008

010b4021

350a0000

110a0001

3c02000a

3c02000b

08000c2e

00000000

3c1f0064

### 测试输出

110@00003000: \$ 4 <= 000007cf

130@00003004: \$ 5 <= 000007ef

150000003008: \$ 6 <= 30390000

170@0000300c: \$ 7 <= ffff0000

190@00003010: \$ 8 <= ffff0000

250@00003018: \$23 <= 000007cf

270@0000303c: \$18 <= fffef831

290@00003040: \$19 <= fffef831

310@00003044: \$ 8 <= 00000000

310@00003048: \*00000000 <= 000007cf

350@00003050: \*00000004 <= 000007ef

370@00003054: \*00000008 <= 00000000

390@00003058: \*0000000c <= 00000000

410@0000305c: \*00000010 <= fffef831

430@00003060: \*00000014 <= 00000000

470@00003064: \$ 9 <= 00000000

490@00003068: \$15 <= 000007cf

510@0000306c: \$14 <= 00000000

510@00003070: \*00000018 <= 00000000

550@00003074: \$13 <= 00000000

570@00003078: \$31 <= 00003080

590@0000307c: \$ 8 <= 00000001

610@00003094: \$ 8 <= 000007d0

650@0000309c: \$ 8 <= 000007d0

670@00003080: \$ 9 <= 00000001

690@00003084: \$10 <= 00000002

750@0000308c: \$11 <= 04570000

770@00003090: \$31 <= 00003098

790@00003094: \$ 8 <= 00000f9f

810@0000309c: \$ 8 <= 04570f9f

830@000030a0: \$10 <= 04570f9f


890@000030a8: \$ 2 <= 000a0000

910@000030ac: \$ 2 <= 000b0000

970@000030b8: \$31 <= 00640000

MARS 模拟

Name	Number	Value
\$zero	0	0x00000000
\$at	1	0x00000000
\$v0	2	0x000b0000
\$v1	3	0x00000000
\$a0	4	0x000007cf
\$a1	5	0x000007ef
\$a2	6	0x30390000
\$a3	7	0xffff0000
\$t0	8	0x04570f9f
\$t1	9	0x00000001
\$t2	10	0x04570f9f
\$t3	11	0x04570000
\$t4	12	0x00000000
\$t5	13	0x00000000
\$t6	14	0x00000000
\$t7	15	0x000007cf
\$s0	16	0x00000000
\$s1	17	0x00000000
\$s2	18	0xfffef831
\$s3	19	0xfffef831
\$s4	20	0x00000000
\$s5	21	0x00000000
\$s6	22	0x00000000
\$s7	23	0x000007cf
\$t8	24	0x00000000
\$t9	25	0x00000000
\$k0	26	0x00000000
\$k1	27	0x00000000
\$gp	28	0x00001800
\$sp	29	0x00002ffc
\$fp	30	0x00000000
\$ra	31	0x00640000
рс		0x000030bc
hi		0x00000000
lo		0x00000000



## 六. 思考题

1. 在本实验中你遇到了哪些不同指令组合产生的冲突? 你又是如何解决的? 相应的测试样例是什么样的?请有条理的罗列出来。(**非常重要**)

冲突(转发与暂停机制)已经在测试程序中覆盖测试,参见上一块内容。

IF/I[	) 当前指令			EX/MEM			
	源寄存器	Tuse		Tnew			
指令类型			cal_r	cal_i	load	load	
			1/rd	1/rt	2/rt	1/rt	
beq	rs/rt	0	暂停	暂停	暂停	暂停	
cal_r	rs/rt	1			暂停		
cal_i	rs	1			暂停		
load	rs	1			暂停		
store	rs	1			暂停		
store	rt	2					
jr	rs	0	暂停	暂停	暂停	暂停	
jalr	rs	0	暂停	暂停	暂停	暂停	

						ID.	/EX	EX/MEM			MEM/WB					
						Tnew		Tnew			Tnew					
						jal	jalr	cal_r	cal_i	jal	jalr	cal_r	cal_i	load	jal	jalr
流水级	源寄存器	涉及指令	MUX	控制信号	输入0	0/31	0/rd	0/rd	0/rt	0/31	0/rd	0/rd	0/rt	0/rt	0/31	0/rd
IR_D	rs	cal_r,cal_i,ld,st,beq,jr,jalr	MFRSD	ForwardRSD	RF.RD1	PC8_E	PC8_E	AO	AO	PC8_M	PC8_M	MUX_WD	MUX_WD	MUX_WD	PC8_W	PC8_W
IR_D	rt	cal_r,st,beq	MFRTD	ForwardRTD	RF.RD2	PC8_E	PC8_E	AO	AO	PC8_M	PC8_M	MUX_WD	MUX_WD	MUX_WD	PC8_W	PC8_W
IR_E	rs	cal_r,cal_i,ld,st	MFRSE	ForwardRSE	RS_E			AO	AO	PC8_M	PC8_M	MUX_WD	MUX_WD	MUX_WD	PC8_W	PC8_W
ALU	rt	cal_r,st	MFRTE	ForwardRTE	RT_E			AO	AO	PC8_M	PC8_M	MUX_WD	MUX_WD	MUX_WD	PC8_W	PC8_W
IR_M	rt	st	MFRTM	ForwardRTM	RT M							MUX WD	MUX WD	MUX WD	PC8 W	PC8 W
DM						_	_									<u> </u>
					0	3	3	1	1	4	4	2	2	2	5	) 5

解决冲突: 暂停与转发