

# Design Tradeoffs in Sequential Circuits

**Good luck on the quiz tonight!**

# Lecture Outline

---

- Examine design tradeoffs in digital logic: throughput, latency, and area
  - Power & energy are important, but out of scope for 6.191
  - Case study: Multiplier
- Study how to generalize an FSM to solve multiple problems
  - First step towards building a general-purpose processor!


# Reminder: Multiplication by repeated addition

b Multiplicand 1101 (13)  
a Multiplier \* 1011 (11)

tp		0000	
m0	+	1101	
tp		<del>0</del> 1101	
m1	+	1101	
tp		<del>1</del> 00111	
m2	+	0000	
tp		<del>0</del> 100111	
m3	+	1101	
tp		<del>1</del> 0001111	(143)

$m_i = (a[i] == 0) ? 0 : b;$

Implementation: Cascade of N-1 N-bit adders



# Implementation of $m_i$

The “Binary”  
Multiplication  
Table

*	0	1
0	0	0
1	0	1

= AND

$$m_i = (a[i] == 0) ? 0 : b;$$

$$\begin{array}{rcccc}
 & B_3 & B_2 & B_1 & B_0 \\
 \times & A_3 & A_2 & A_1 & A_0 \\
 \hline
 BA_i \text{ called a “partial product”} \longrightarrow & B_3A_0 & B_2A_0 & B_1A_0 & B_0A_0 & m0 \\
 & B_3A_1 & B_2A_1 & B_1A_1 & B_0A_1 & m1 \\
 & B_3A_2 & B_2A_2 & B_1A_2 & B_0A_2 & m2 \\
 + & B_3A_3 & B_2A_3 & B_1A_3 & B_0A_3 & m3 \\
 \hline
 \end{array}$$

Multiplying N-digit number by M-digit number gives (N+M)-digit result

Easy part: forming partial products (bunch of AND gates)

Hard part: adding M N-bit partial products


# Combinational Multiplier Redrawn

## Using ripple-carry adders




$$s = a \oplus b \oplus c_{in}$$

$$c_{out} = a \cdot b + a \cdot c_{in} + b \cdot c_{in}$$



$$s = a \oplus b$$


$$c_{out} = a \cdot b$$



Latency =  $\Theta(N)$   
Throughput =  $\Theta(1/N)$   
Area =  $\Theta(N^2)$

# Pipelining to Increase Throughput


## First Attempt



Need to break carry chain


$t_{\text{CLK}} = \Theta(N)$   
# stages =  $\Theta(N)$   
Latency =  $\Theta(N^2)$   
Throughput =  $\Theta(1/N)$

# Pipelining to Increase Throughput



# Folded (Multi-Cycle) Multiplier

- Combinational circuits often have repetitive logic
  - Example: N-bit multiplier has N-1 adders
- Folded circuits use less combinational logic, **reuse it** over multiple cycles
  - Example: Implement multiplication with one adder, taking  $\sim N$  cycles to perform the additions



Init:  $P \leftarrow 0$ , load A&B

```
Repeat N times {  
     $P \leftarrow P + (A_{\text{LSB}} == 1 ? B : 0)$   
    shift  $S_N, P, A$  right one bit  
}
```


Done: 2N-bit result in P,A

**Tradeoff: reduced area, but lower throughput**




# Summary: Design Alternatives


Several combinational modules in one pipeline stage (A)



One module per pipeline stage (B)



Folded reuse a block, multi-cycle (C)



Clock:  $B \approx C < A$

Area:  $C < A < B$

Latency:  $A < B < C$

Throughput:  $C < A < B$

# Benefits of Sequential Logic

---

- Sequential circuits can implement more computations than combinational circuits
  - Variable amount of input and/or output
  - Variable number of steps
- Even when combinational circuits suffice, sequential circuits allow more design tradeoffs
  - **Pipelined circuits** *improve throughput* by decreasing clock period and overlapping multiple computations
  - **Multi-cycle / folded circuits** *reduce area* by reusing a small amount of combinational logic over multiple cycles

# Clock Frequency Constraints


---

- To analyze latency and throughput, so far we've assumed  $t_{CLK}$  depends only on our circuit
  - So lower  $t_{PD} \rightarrow$  lower  $t_{CLK} \rightarrow$  lower latency & higher throughput
- In practice, other constraints may set  $t_{CLK}$ 
  - Propagation delay of other circuits
  - Limits on power consumption
- When our own circuit is not limiting  $t_{CLK}$ , throughput and latency tradeoffs change
  - Example: 4-stage vs. 2-stage pipeline
    - If  $t_{CLK,4stage} = t_{CLK,2stage}/2$  ? Throughput: 2x, Latency: 1x
    - If  $t_{CLK,4stage} = t_{CLK,2stage}$  ? Throughput: 1x, Latency: 2x

# Increasing Throughput with Replication

---

- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel



- Processes two values each cycle
- Metrics vs a single pipeline:

<i>Clock?</i>	<i>Same</i>
<i>Latency?</i>	<i>Same</i>
<i>Throughput?</i>	<i>2x</i>
<i>Area?</i>	<i>2x</i>

# Example: Pipeline or Replicate?

- Consider the following two multipliers




4-stage pipelined multiplier  
Throughput =  $1/t_{\text{CLK}}$



Folded multiplier that takes 4 cycles per output -> Throughput =  $1/(4t_{\text{CLK}})$   
Similar  $t_{\text{CLK}}$  vs. PipedMul, lower area

- Can you design a circuit that uses FoldedMul to achieve the same throughput as PipedMul?



Replicate FoldedMul 4 times  
Each FoldedMul produces an output and takes a new input every 4 cycles  
Throughput =  $4 * 1/(4t_{\text{CLK}}) = 1/t_{\text{CLK}}$

# From Special-Purpose FSMs to General-Purpose Processors

# 6.191 So Far

---

Finite State  
Machines

Sequential  
Elements

Combinational  
Logic

CMOS Gates

Transistors

- What can you do with these?
  - Take a (solvable) problem
  - Design a procedure (recipe) to solve the problem
  - Design a finite state machine that implements the procedure and solves the problem
- What you'll be able to do after next week:
  - Design a machine that can solve any solvable problem, given enough time and memory (a **general-purpose computer**)

# Example: Factorial FSM

Let's design a circuit to compute factorial(N)


Python:

```
a = 1
b = N
while b != 0:
    a = a * b
    b = b - 1
```

C:

```
int a = 1;
int b = N;
while (b != 0) {
    a = a * b;
    b = b - 1;
}
```

High-level FSM:




$a \leq 1$	$a \leq a * b$	$a \leq a$
$b \leq N$	$b \leq b - 1$	$b \leq b$

- Describes cycle-by-cycle behavior
- **Registers** (a, b)
- States (start, loop, done)
- Boolean transitions ( $b=0$ ,  $b \neq 0$ )
- **Register assignments** in states (e.g.,  $a \leftarrow a * b$ )




# Datapath for Factorial




$a \leq 1$	$a \leq a * b$	$a \leq a$
$b \leq N$	$b \leq b - 1$	$b \leq b$

- Implement registers
- Implement combinational circuit for each assignment
- Connect to input muxes




# Control FSM for Factorial



$a \leq 1$        $a \leq a * b$        $a \leq a$   
 $b \leq N$        $b \leq b - 1$        $b \leq b$

- Implement combinational logic for transition conditions
- Implement control FSM:
  - States: High-level FSM states
  - Inputs: Transition conditions
  - Outputs: Mux select signals




# Programming the Datapath

---

- We can use our factorial datapath and change the control FSM to solve other problems! Examples:
  - Multiplication
  - Squaring
- But very limited problems. Reasons:
  - Limited storage (only two registers!)
  - Limited set of operations, and inputs to those operations
  - Limited inputs to the control FSM


# A Simple Programmable Datapath



- Each cycle, this datapath:
  - Reads two **operands** ( $a$ ,  $b$ ) from 4 registers ( $x1$ - $x4$ )
  - Performs one **operation** of  $+$ ,  $-$ ,  $*$ ,  $\&$  on operands
  - Optionally **writes result** to a register
- Control FSM:

# A Control FSM for Factorial


- Assume initial register contents:
  - x1 value = 1
  - x2 value = N
  - x3 value = -1
  - x4 value = 0
- Control FSM:



# New Problem → New Control FSM

---

- You can solve many problems with this datapath!
  - GCD, Fibonacci, exponentiation, division, square root, ...
  - But nothing that requires more than four registers
- By designing a control FSM, we are **programming the datapath**
- Early digital computers were programmed this way!
  - ENIAC (1943):
    - First general-purpose digital computer
    - Programmed by setting huge array of dials and switches
    - Reprogramming it took about 3 weeks
- Modern computers instead store programs in memory, coded as a sequence of instructions



*more next week...*

# Thank you!

Next lecture: Compilers and RISC-V assembly