Design Tradeoffs in Sequential Circuits

Good luck on the quiz tonight!

Lecture Outline


- Examine design tradeoffs in digital logic: throughput, latency, and area
 - Power & energy are important, but out of scope for 6.191
 - Case study: Multiplier

- Study how to generalize an FSM to solve multiple problems
 - First step towards building a general-purpose processor!


Reminder: Multiplication by repeated addition

```
b Multiplicand 1101
                       (13)
a Multiplier * 1011
                       (11)
tp
               0000
m0
               1101
tp
             01101
m1
              1101
tp
            100111
m2
            0000
tp
           0100111
m3
         + 1101
tp
                       (143)
          10001111
   mi = (a[i]==0)? 0 : b;
```

Implementation: Cascade of N-1 N-bit adders



Implementation of mi




Multiplying N-digit number by M-digit number gives (N+M)-digit result


Easy part: forming partial products (bunch of AND gates)

Hard part: adding M N-bit partial products

Combinational Multiplier Redrawn Using ripple-carry adders




Pipelining to Increase Throughput First Attempt




MIT 6.191 Fall 2023

Pipelining to Increase Throughput



Folded (Multi-Cycle) Multiplier

- Combinational circuits often have repetitive logic
 - Example: N-bit multiplier has N-1 adders
- Folded circuits use less combinational logic, reuse it over multiple cycles
 - Example: Implement multiplication with one adder, taking
 N cycles to perform the additions



```
Init: P←0, load A&B


Repeat N times {
   P ← P + (A<sub>LSB</sub>==1 ? B : 0)
   shift S<sub>N</sub>,P,A right one bit
}

Done: 2N-bit result in P,A
```


Tradeoff: reduced area, but lower throughput

Summary: Design Alternatives


Several combinational modules in one pipeline stage (A)



One module per pipeline stage (B)



Folded reuse a block, multi-cycle (C)



Latency: A < B < C

Area: C < A < B

Throughput: C < A < B

October 5, 2023 MIT 6.191 Fall 2023 L09-9

Benefits of Sequential Logic


- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps
- Even when combinational circuits suffice, sequential circuits allow more design tradeoffs
 - Pipelined circuits improve throughput by decreasing clock period and overlapping multiple computations
 - Multi-cycle / folded circuits reduce area by reusing a small amount of combinational logic over multiple cycles

Clock Frequency Constraints

- To analyze latency and throughput, so far we've assumed t_{CLK} depends only on our circuit
 - So lower t_{PD} → lower t_{CLK} → lower latency & higher throughput
- In practice, other constraints may set t_{CLK}
 - Propagation delay of other circuits
 - Limits on power consumption
- When our own circuit is not limiting t_{CLK}, throughput and latency tradeoffs change
 - Example: 4-stage vs. 2-stage pipeline
 - If $t_{CLK,4stage} = t_{CLK,2stage}/2$? Throughput: 2x, Latency: 1x
 - If $t_{CLK,4stage} = t_{CLK,2stage}$? Throughput: 1x, Latency: 2x

Increasing Throughput with Replication

- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel




- Processes two values each cycle
- Metrics vs a single pipeline: Clock? Same Same Latency? Throughput? 2x 2x


Area?

Example: Pipeline or Replicate?

Consider the following two multipliers



Can you design a circuit that uses FoldedMul to achieve the same throughput as PipedMul?



From Special-Purpose FSMs to General-Purpose Processors

6.191 So Far

Finite State Machines

Sequential Elements

Combinational Logic

CMOS Gates

Transistors


- What can you do with these?
 - Take a (solvable) problem
 - Design a procedure (recipe) to solve the problem
 - Design a finite state machine that implements the procedure and solves the problem
- What you'll be able to do after next week:
 - Design a machine that can solve any solvable problem, given enough time and memory (a general-purpose computer)

Example: Factorial FSM

Let's design a circuit to compute factorial(N)


Python: a = 1b = Nwhile b != 0: a = a * bb = b - 1C: int a = 1; int b = N; while (b != 0) { a = a * b;b = b - 1;

High-level FSM:




- Describes cycle-by-cycle behavior
- Registers (a, b)
- States (start, loop, done)
- Boolean transitions (b==0, b!=0)
- Register assignments in states (e.g., a ← a * b)

Datapath for Factorial




a <= 1 a <= a * b a <= a b <= N b <= b - 1 b <= b

- Implement registers
- Implement combinational circuit for each assignment
- Connect to input muxes




Control FSM for Factorial



- a <= 1 a <= a * b a <= a
- b <= N b <= b 1 b <= b

- Implement combinational logic for transition conditions
- Implement control FSM:
 - States: High-level FSM states
 - Inputs: Transition conditions
 - Outputs: Mux select signals




October 5, 2023 MIT 6.191 Fall 2023 L09-18

Programming the Datapath

- We can use our factorial datapath and change the control FSM to solve other problems! Examples:
 - Multiplication
 - Squaring
- But very limited problems. Reasons:
 - Limited storage (only two registers!)
 - Limited set of operations, and inputs to those operations
 - Limited inputs to the control FSM

A Simple Programmable Datapath



A Control FSM for Factorial

Assume initial register contents:


Control FSM:

x1 value = 1 x2 value = N

AZ Value – N

x3 value = -1


x4 value = 0



October 5, 2023 MIT 6.191 Fall 2023 L09-21

New Problem → New Control FSM

- You can solve many problems with this datapath!
 - GCD, Fibonacci, exponentiation, division, square root, ...
 - But nothing that requires more than four registers
- By designing a control FSM, we are programming the datapath
- Early digital computers were programmed this way!
 - ENIAC (1943):
 - First general-purpose digital computer
 - Programmed by setting huge array of dials and switches
 - Reprogramming it took about 3 weeks
- Modern computers instead store programs in memory, coded as a sequence of instructions more next week...



Thank you!

Next lecture: Compilers and RISC-V assembly