# Microcoded and VLIW Processors


Daniel Sanchez
Computer Science & Artificial Intelligence Lab
M.I.T.

### Hardwired vs Microcoded Processors


- All processors we have seen so far are hardwired:
   The microarchitecture directly implements all the instructions in the ISA
- Microcoded processors add a layer of interpretation: Each ISA instruction is executed as a sequence of simpler microinstructions
  - Simpler implementation
  - Lower performance than hardwired (CPI > 1)
- Microcoding common until the 80s, still in use today (e.g., complex x86 instructions are decoded into multiple "micro-ops")

### Microcontrol Unit [Maurice Wilkes, 1954]


Embed the control logic state table in a read-only memory array



### Microcoded Microarchitecture




### A Bus-based Datapath for RISC-V



Microinstruction: register to register transfer (17 control signals)


MA  $\leftarrow$  PC means RegSel = PC; enReg=yes; IdMA= yes B  $\leftarrow$  Reg[rs1] means RegSel = rs1; enReg=yes; IdB = yes

# Memory Module



 Assumption: Memory operates asynchronously and is slow compared to Reg-to-Reg transfers

### Microcode Controller



### Jump Logic

```
\muPCSrc = Case \muJumpTypes
```

```
next \Rightarrow \muPC+1

spin \Rightarrow if (busy) then \muPC else \muPC+1

fetch \Rightarrow absolute

dispatch \Rightarrow op-group

feqz \Rightarrow if (zero) then absolute else \muPC+1

fnez \Rightarrow if (zero) then \muPC+1 else absolute
```

### Instruction Execution

#### Execution of a RISC-V instruction involves

- 1. instruction fetch
- 2. decode and register fetch
- 3. ALU operation
- 4. memory operation (optional)
- 5. write back to register file (optional)
  - + the computation of the next instruction address

### Instruction Fetch

State	Control points	next-state
fetch <sub>2</sub>	$MA \leftarrow PC$ $IR \leftarrow Memory$ $A \leftarrow PC$ $PC \leftarrow A + 4$	next spin next dispatch
ALU <sub>0</sub> ALU <sub>1</sub> ALU <sub>2</sub>	A ← Reg[rs1] B ← Reg[rs2] Reg[rd]←func(A,B)	next next  Opcode  Tetch  Opcode  OpSel IdA IdB  Tetro  Sizero  Sizero
ALUi <sub>0</sub> ALUi <sub>1</sub> ALUi <sub>2</sub>	A ← Reg[rs] B ← sExt(Imm) Reg[rd]← Op(A,B)	next next fetch  ImmSel Imm 2 Gen Gen Control ALU enALU Bus 32  RegSel MA addr addr Memory MemWrt adata  RegWrt  ALU enReg  RegWrt  ALU Bus 32

### Load & Store

State	Control points	next-state
LW <sub>0</sub> LW <sub>1</sub> LW <sub>2</sub> LW <sub>3</sub> LW <sub>4</sub>	A ← Reg[rs1] B ← sExt(Imm) MA ← A+B Reg[rd] ← Memory	next next next spin fetch
$SW_0$ $SW_1$ $SW_2$ $SW_3$ $SW_4$	A ← Reg[rs1] B ← sExt(Imm) MA ← A+B Memory ← Reg[rs2]	next next next spin fetch

### Branches

State	Control points	next-state
BEQ <sub>0</sub> BEQ <sub>1</sub>	$A \leftarrow Reg[rs1]$ B \leftarrow Reg[rs2]	next next
BEQ <sub>2</sub> BEQ <sub>3</sub>	$A \leftarrow A - B$	next fnez
BEQ <sub>4</sub> BEQ <sub>5</sub>	$A \leftarrow PC$ B \leftarrow sExt(Imm<<1)	next next
BEQ <sub>6</sub>	PC ← A+B	fetch
$BNE_0 \\ BNE_1 \\ BNE_2$	$A \leftarrow Reg[rs1]$ $B \leftarrow Reg[rs2]$ $A \leftarrow A - B$	next next next
BNE <sub>3</sub> BNE <sub>4</sub> BNE <sub>5</sub> BNE <sub>6</sub>	$A \leftarrow PC$ $B \leftarrow sExt(Imm << 1)$ $PC \leftarrow A + B$	feqz next next fetch

### Branches

State	Control points	next-state
$BLT_0$	A ← Reg[rs1]	next
BLT <sub>1</sub>	$B \leftarrow Reg[rs2]$	next
BLT <sub>2</sub>	$A \leftarrow slt(A, B)$	next
BLT <sub>3</sub>		feqz
BLT <sub>4</sub>	$A \leftarrow PC$	next
BLT <sub>5</sub>	$B \leftarrow sExt(Imm << 1)$	next
BLT <sub>6</sub>	$PC \leftarrow A+B$	fetch

Similar sequences for BGE, BLTU, BGEU

# Jumps


State	Control points	next-state
JAL <sub>0</sub> JAL <sub>1</sub> JAL <sub>2</sub> JAL <sub>3</sub>	$A \leftarrow PC$ $Reg[rd] \leftarrow A$ $B \leftarrow IR$ $PC \leftarrow JumpTarg(A,B)$	next next next fetch
JALR <sub>0</sub> JALR <sub>1</sub> JALR <sub>2</sub> JALR <sub>3</sub>	$A \leftarrow Reg[rs1]$ $B \leftarrow PC$ $Reg[rd] \leftarrow B$ $B \leftarrow IR$	next next next next
$JALR_4$	$PC \leftarrow JumpTarg(A,B)$	) fetch

### VAX 11-780 Microcode (1978)


```
, P1WFUD. 1 (600,1205)
                                              26-May-81 14:58:1
                            MICRO2 1F(12)
                                                                      VAX11/780 Microcode : PCS 01, FPLA 0D, WCS122
                                                                                                                        Jage 771
; CALL2 .MIC [600,1205]
                            Procedure call
                                                  : CALLG, CALLS
                                               129744 THERE FOR CALLS OR CALLS, AFTER PROBING THE EXTENT OF THE STACK
                                               129745
                                               :29746
                                                                                       ---- ; CALL SITE FOR MPUSH
                                               :29747
                                                      CALL.7: D_Q.AND.RC[T2].
                                                                                             ISTRIP MASK TO BITS 11-0
6557K
        0 U 11F4, 0811,2035,0180,F910,0000,0CD8
                                                       129748
                                                                      CALL, J/MPUSH
                                                                                                     PUSH REGISTERS
                                               129749
                                               129750
                                                              Jenney RETURN FROM MPUSH
                                               :29751
                                                              CACHE_D[LONG] .
6557K 7763K U 11F5, 0000,003C,0180,3270,0000,134A
                                                       129752
                                                                                                     ; BY SP
                                               129753
                                               :29754
6856K
        0 U 134A, 0018,0000,0180,FAF0,0200,134C
                                                      129755 CALL.8: R[SP]&VA_LA-K[.8]
                                                                                                     JUPDATE SP FOR PUSH OF PC &
                                               129756
                                               129757
6856K
        0 U 134C, 0800,003C,0180,FA68,0000,11F8
                                                      129758
                                                                      D_R[FP]
                                                                                                     FREADY TO PUSH FRAME POINTER
                                               129759
                                               :29750
                                                              !-----:CALL SITE FOR PSHSP
                                               129761
                                                              CACHE_D[LONG],
                                                                                             ISTORE FP.
                                               129762
                                                              LAB_R(SP).
                                                                                             GET SP AGAIN
                                               :29763
                                                              SC_K[.FFF0],
                                                                                             1-16 TO SC
       21M U 11F8, 0000,003D,6D80,3270,0084,6CD9
                                                      129764
                                                                      CALL.J/PSHSP
                                               129765
                                               :29766
                                                              D_R[AP],
                                               129767
                                                                                             READY TO PUSH AP
        0 U 11F9, 0800,003C,3DF0,2E60,0000,134D
                                                      129768
                                                                      Q_ID[PSL]
                                                                                                     # AND GET PSW FOR COMBINATIO
                                               :29769
                                               129770
                                                              129771
                                                              CACHE_D[LONG] .
                                                                                             ISTORE OLD AP
                                               :29772
                                                              Q_Q.ANDNOT.K[.1F],
                                                                                             CLEAR PSW<T,N,Z,V,C>
6856K
       21M U 134D, 0019,2024,8DC0,3270,0000,134E
                                                      129773
                                                                                                     JGET SP INTO LATCHES AGAIN
                                              129774
6856K
        0 U 134E, 2010,0038,0180,F909,4200,1350
                                                      129776
                                                                      PC&VA_RC[T1], FLUSH.IB
                                                                                                     ! LOAD NEW PC AND CLEAR OUT
                                              129777
                                              129778
                                              :29779
                                                              D_DAL.SC.
                                                                                             /PSW TO D<31:16>
                                              129780
                                                              Q_RC[T2],
                                                                                             RECOVER MASK
                                                              SC-SC+K[.3],
                                               :29781
                                                                                             PUT -13 IN SC
6856K
        0 U 1350, OD10,0038,ODC0,6114,0084,9351
                                                      129782
                                                                      LOAD. IB, PC-PC+1
                                                                                                     START FETCHING SUBROUTINE I
                                              129783
                                              129784
                                              129785
                                                              D_DAL.SC.
                                                                                             MASK AND PSW IN D<31:03>
                                              129786
                                                              O_PC[T4],
                                                                                             GET LOW BITS OF OLD SP TO Q<1:0>
6856K
        0 U 1351, 0D10,0038,F5C0,F920,0084,9352
                                                      129787
                                                                      SC_SC+K[.A]
                                                                                                     PUT -3 IN SC
                                              129788
```

# Very Long Instruction Word (VLIW) Processors

### Sequential ISA Bottleneck



### VLIW: Very Long Instruction Word



- Multiple operations packed into one instruction
- Each operation slot is for a fixed function
- Constant operation latencies are specified

### VLIW Design Principles

#### The architecture:

- Allows operation parallelism within an instruction
  - No cross-operation RAW check
- Provides deterministic latency for all operations
  - Latency measured in 'instructions'
  - No data use allowed before specified latency with no data interlocks

#### The compiler:

- Schedules (reorders) to maximize parallel execution
- Guarantees intra-instruction parallelism
- Schedules to avoid data hazards (no interlocks)
  - Typically separates operations with explicit NOPs

### Early VLIW Machines

#### FPS AP120B (1976)

- scientific attached array processor
- first commercial wide instruction machine
- hand-coded vector math libraries using software pipelining and loop unrolling


#### Multiflow Trace (1987)

- commercialization of ideas from Fisher's Yale group including "trace scheduling"
- available in configurations with 7, 14, or 28 operations/instruction
- 28 operations packed into a 1024-bit instruction word

#### Cydrome Cydra-5 (1987)

- 7 operations encoded in 256-bit instruction word
- rotating register file

# **Loop Execution**



How many FP ops/cycle?

1 fadd / 8 cycles = 0.125

# Loop Unrolling

```
for (i=0; i<N; i++)

B[i] = A[i] + C;

Unroll inner loop to

perform 4 iterations

at once


for (i=0; i<N; i+=4)


{
B[i] = A[i] + C;
B[i+1] = A[i+1] + C;
B[i+2] = A[i+2] + C;
B[i+3] = A[i+3] + C;
```

Is this code always correct?

No, need to handle values of N that are not multiples of unrolling factor with final cleanup loop

# Scheduling Loop Unrolled Code







How many FLOPS/cycle?

4 fadds / 11 cycles = 0.36

# Software Pipelining




# Software Pipelining vs. Unrolling



Software pipelining pays startup/wind-down costs only once per loop, not once per iteration


### What if there are no loops?



- Branches limit basic block size in control-flow intensive irregular code
- Difficult to find ILP in individual basic blocks

# Trace Scheduling

[Fisher, Ellis]



- Pick string of basic blocks, a trace, that represents most frequent branch path
- Schedule whole "trace" at once
- Add fixup code to cope with branches jumping out of trace

How do we know which trace to pick?


Use profiling feedback or compiler heuristics to find common branch paths

### Problems with "Classic" VLIW

- Knowing branch probabilities
  - Profiling requires an significant extra step in build process
- Scheduling for statically unpredictable branches
  - Optimal schedule varies with branch path
- Object code size
  - Instruction padding wastes instruction memory/cache
  - Loop unrolling/software pipelining replicates code
- Scheduling memory operations
  - Caches and/or memory bank conflicts impose statically unpredictable variability
  - Uncertainty about addresses limit code reordering
- Object-code compatibility
  - Have to recompile all code for every machine, even for two machines in same generation

### **VLIW Instruction Encoding**

- Schemes to reduce effect of unused fields
  - Compressed format in memory, expand on I-cache refill
    - used in Multiflow Trace
    - introduces instruction addressing challenge
  - Provide a single-op VLIW instruction
    - Cydra-5 UniOp instructions
  - Mark parallel groups
    - used in TMS320C6x DSPs, Intel IA-64



### Cydra-5: Memory Latency Register (MLR)


- Problem: Loads have variable latency
- Solution: Let software choose desired memory latency
- Compiler schedules code for maximum load-use distance
- Software sets MLR to latency that matches code schedule
- Hardware ensures that loads take exactly MLR cycles to return values into processor pipeline
  - Hardware buffers loads that return early
  - Hardware stalls processor if loads return late

### IA-64 Predicated Execution


Problem: Mispredicted branches limit ILP

Solution: Eliminate hard-to-predict branches with predicated execution

- Almost all IA-64 instructions can be executed conditionally under predicate
- Instruction becomes NOP if predicate register false



# Fully Bypassed Datapath




Where does predication fit in?


### IA-64 Speculative Execution

Problem: Branches restrict compiler code motion

Solution: Speculative operations that don't cause exceptions



Can't move load above branch because might cause spurious exception




Particularly useful for scheduling long latency loads early

# IA-64 Data Speculation


Problem: Possible memory hazards limit code scheduling

Solution: Instruction-based speculation with hardware

monitor to check for pointer hazards




Can't move load above store because store might be to same address



Requires associative hardware in address check table

### Clustered VLIW



Cache/Memory Banks

- Divide machine into clusters of local register files and local functional units
- Lower bandwidth/higher latency interconnect between clusters
- Software responsible for mapping computations to minimize communication overhead
- Common in commercial embedded processors, examples include TI C6x series DSPs, and HP Lx processor
- Exists in some superscalar processors, e.g., Alpha 21264

# Limits of Static Scheduling


- Unpredictable branches
- Unpredictable memory behavior (cache misses and dependencies)
- Code size explosion
- Compiler complexity

#### Question:

How applicable are VLIW-inspired techniques to traditional RISC/CISC processor architectures?

# Thank you!

#### Next Lecture: Vector Processors



Source: https://en.m.wikipedia.org/wiki/File:Itanium\_Sales\_Forecasts\_edit.png