

Accelerators-I

Tushar Krishna
Associate Professor @ Georgia Tech
Visiting Professor @ MIT EECS and CSAIL


Outline

- Why do we need accelerators?
- Why now?
- How to design accelerators

Outline

- Why do we need accelerators?
- Why now?
- How to design accelerators

Power Constraints in Modern Computers



Energy and Power Consumption

- Energy Consumption = $a \times C \times V^2$

$$a \times C \times V^2$$

Switching activity factor (between 0 to 1)

Capacitance

Voltage

The diagram shows the factors for energy consumption: 'Switching activity factor (between 0 to 1)', 'Capacitance', and 'Voltage'. Each factor is connected by an arrow to its corresponding term in the equation $a \times C \times V^2$.

- Power Consumption = $a \times C \times V^2 \times f$

$$a \times C \times V^2 \times f$$

Frequency

The diagram shows the factor for power consumption: 'Frequency'. An arrow points from the word 'Frequency' to the 'f' term in the equation $a \times C \times V^2 \times f$.


CMOS Scaling (idealized)

	Gen X	Gen X+1
Gate Width (Moore's Law)	1.0	0.7
Device Area/ Capacitance	1.0	0.5 0.5
	1.0	0.7 0.7
Voltage (Dennard's)	1.0	0.7
Energy	$\sim 1.0 \times 1.0^2 = 1.0$	$\sim 2 \times 0.7 \times 0.7^2 = 0.65$
Delay	1.0	0.7
Frequency	$1/1.0 = 1.0$	$1/0.7 = 1.4$
Power	$\sim 1.0 \times 1.0^2 \times 1.0 = 1.0$	$\sim 2 \times 0.7 \times 0.7^2 \times 1.4 = 1.0$

[Dennard et al., "Design of ion-implanted MOSFET's with very small physical dimensions", JSSC 1974]

CMOS Scaling (idealized)


- Moore's Law (transistors) + Dennard's Scaling (voltage)
 - 2.8X in chip capability per generation at constant power
 - ~5000x performance improvement in 20 years



Source: "Advancing Computer Systems Without Technology Progress, ISAT Outbrief, 2012"


“Power Wall”

- Dennard’s Scaling has stopped
 - Why? Already operating close to $V_{\text{threshold}}$
→ Cannot increase operating frequency
($P = \frac{1}{2} CV^2$)



Source: "Advancing Computer Systems Without Technology Progress, ISAT Outbrief, 2012"


Technology Trends



Utilization Wall (“Dark Silicon”)

Spectrum of tradeoffs
between # of cores and
frequency


Example:
 $65\text{ nm} \rightarrow 32\text{ nm}$ ($S = 2$)



Source: M. Taylor, "Is Dark Silicon Useful? Harnessing the Four Horsemen of the Coming Dark Silicon Apocalypse", DAC 2012


Power Management options?

- Tackle power across all levels of the computing stack
 - **Technology**
 - Cost of switching
 - **Circuits**
 - High-speed vs low-power implementation
 - Clock gating and power gating support
 - DVFS
 - **Microarchitecture and ISA**
 - Simplify design
 - Parallelism
 - Heterogeneity and Specialization
 - **Compiler**
 - Instruction footprint and Cache behavior
 - **OS**
 - Tune DVFS and power states
 - **Algorithm:**
 - Switching activity



Power Management options?

- Tackle power across all levels of the computing stack
 - **Technology**
 - Cost of switching
 - **Circuits**
 - High-speed vs low-power implementation
 - Clock gating and power gating support
 - DVFS
 - **Microarchitecture and ISA**
 - Simplify design
 - Parallelism
 - **Heterogeneity and Specialization**
 - **Compiler**
 - Instruction footprint and Cache behavior
 - **OS**
 - Tune DVFS and power states
 - **Algorithm:**
 - Switching activity



Heterogeneity and Specialization


Chip type:

Microprocessor

Microprocessor + GPU

General purpose DSP


Dedicated design



Improve Energy Efficiency via Customization!

Why?

A modern CPU



AMD Zen (2016)


Instruction Fetch,
Decode, Scheduling
and Speculation for
“programmability”

Actual
Computation

Implicit data
management via
caches

Quantifying this overhead

Embedded Processor Energy Breakdown



Source: Dally et al. Efficient Embedded Computing, IEEE'08

Performance/Area Benefits


		GFLOP/s	(GFLOP/s)/mm ²	GFLOP/J
FFT-2 ¹⁰	Intel Core i7 (45nm)	67	0.35	0.71
	Nvidia GTX285 (55nm)	250	1.41	4.2
	Nvidia GTX480 (40nm)	453	1.08	4.3
	ATI R5870 (40nm)	-	-	-
	Xilinx V6-LX760 (40nm)	380	0.99	6.5
	same RTL std cell (65nm)	952	239	90
		Mopt/s	(Mopts/s)/mm ²	Mopts/J
Black-Scholes	Intel Core i7 (45nm)	487	2.52	4.88
	Nvidia GTX285 (55nm)	10756	60.72	189
	Nvidia GTX480 (40nm)	-	-	-
	ATI R5870 (40nm)	-	-	-
	Xilinx V6-LX760 (40nm)	7800	20.26	138
	same RTL std cell (65nm)	25532	1719	642.5

Source: Chung et al., "Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", MICRO 2010

Outline

- Why do we need accelerators?
- Why now?
- How to design accelerators

Domain-specific Accelerators in SoCs



Apple A8 SoC

The rise of AI

“AI is the new electricity” – Andrew Ng

Object Detection






Image Segmentation




Medical Imaging



Speech Recognition



Text to Speech



Recommendations



Games



AI Compute Demands Growing Exponentially


Deep and steep

AlexNet to AlphaGo Zero: A 300,000x Increase in Compute

Computing power used in training AI systems
Days spent calculating at one petaflop per second*, log scale

By fundamentals

- Language ● Speech ● Vision
- Games ● Other



Source: OpenAI

The Economist

*1 petaflop = 10^{15} calculations

Source: <https://www.economist.com/technology-quarterly/2020/06/11/the-cost-of-training-machines-is-becoming-a-problem>

Cloud SW Companies Building HW

Google's dedicated TensorFlow processor, or TPU, crushes Intel, Nvidia in inference workloads

By Joel Hruska on April 6, 2017 at 9:48 am | [25 Comments](#)

How Amazon is racing to catch Microsoft and Google in generative A.I. with custom AWS chips

PUBLISHED SAT, AUG 12 2023 9:00 AM EDT | UPDATED MON, AUG 21 2023 7:40 PM EDT

Meta announces AI training and inference chip project

By Katie Paul and Stephen Nellis

May 18, 2023 4:34 PM EDT · Updated 7 months ago



Microsoft announces custom AI chip that could compete with Nvidia

PUBLISHED WED, NOV 15 2023 11:00 AM EST | UPDATED WED, NOV 15 2023 3:05 PM EST

HW Beyond Cloud Computing

WIRED

Musk Says Tesla Is Building Its Own Chip for Autopilot

TOM SIMONITE BUSINESS 12.08.17 01:09 PM

MUSK SAYS TESLA IS BUILDING ITS OWN CHIP FOR AUTOPILOT



Elon Musk disclosed plans for Tesla to design its own chip to power its self-driving function.

December 4, 2023
Also Nvidia, Intel, Qualcomm...]

ars TECHNICA


BIZ & IT TECH SCIENCE POLICY CARS GAMING & CULTURE

TWO SOCS IS BETTER THAN ONE —

Surprise! The Pixel 2 is hiding a custom Google SoC for image processing


Google's 8-core Image Processing Unit will be enabled with Android 8.1.

RON AMADEO - 10/17/2017, 9:00 AM



[Enlarge](#) / Google's Pixel Visual Core, an SoC designed for image processing and machine learning.

AI Chips ecosystem



Opportunities

From EE Times – September 27, 2016

"Today the job of training machine learning models is limited by compute, if we had faster processors we'd run bigger models...in practice we train on a reasonable subset of data that can finish in a matter of months. We could use improvements of several orders of magnitude – 100x or greater."

– Greg Diamos, Senior Researcher, SVAIL, Baidu

ACM's Celebration of 50 Years of the ACM Turing Award (June 2017)

"Compute has been the oxygen of deep learning"

– Ilya Sutskever, Research Director of Open AI

Demand for Computer Architects

Meta Jobs Areas of Work Locations Career Programs How We Work Blog | Log in

ASIC Engineer, Architecture

Sunnyvale, CA | + 3 more

Meta is seeking an ASIC Engineer, Architecture to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently. You will have an opportunity to work with AI/Machine Learning (ML) and video codec experts in the company, help architect state-of-the-art machine learning accelerators and video transcoders and contribute to modeling these accelerators. Come work and learn alongside our expert engineers to build "Green" data center accelerators.

Apply to Job

ASIC Design Engineer, Machine Learning Accelerator Cores

Google Sunnyvale, CA

Apply on Beestalent

Full-time

Job highlights

Identified by Google from the original job post

Qualifications

- Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience
- 2 years of industrial experience
- Experience in logic design and functional and Power Performance Area (PPA) closure
- Experience applying engineering practices (e.g., code review, testing, refactoring)

Responsibilities

- As an ASIC Design Engineer, you will be a part of a team developing ways to accelerate computation in data centers
- You'll have dynamic, multi-faceted responsibilities in areas such as project definition, design, and implementation
- You will participate in the architecture, documentation, and implementation of data center accelerators
- Define architecture and micro-architecture specifications

Amazon Boston, MA

Apply on Ladders

\$ 80K–100K a year Full-time

Job highlights

Identified by Google from the original job post

Qualifications

- Note that no prior Machine Learning knowledge or experience is required for this role
- B.S. in Computer Science, Electrical Engineering, or related technical field
- C or C++ project experience, with strong object-oriented programming background
- Experience with computer architecture
- Experience with firmware development

Responsibilities

- Software / Hardware architecture and co-design
- Embedded software development, testing, and debug
- Test suite and infrastructure development
- Developing software which can be maintained, improved upon, documented, tested, and reused
- Close collaboration with rtl designers, design verification engineers, and other software teams

HW Development Manager, FPGA and ASIC IP design – CSI / Azure – Cloud Server Infrastructure



Physical Design Engineer



Why do we need DNN accelerators?


- **Millions of Parameters (i.e., weights)**

- Billions of computations ➡ Need lots of parallel compute

DNN Topology	Number of Weights
AlexNet (2012)	3.98M
VGGnet-16 (2014)	28.25M
GoogleNet (2015)	6.77M
Resnet-50 (2016)	23M
DLRM (2019)	540M
Megatron (2019)	8.3B

This makes
CPUs inefficient

- Heavy data movement ➡ Need to reduce energy




This makes
GPUs inefficient


Outline

- Why do we need accelerators?
- Why now?
- How to design accelerators


HW-SW Co-Design




Understanding Deep Neural Networks



Convolution (CONV2D) Layer




Convolution (CONV2D) Layer




Convolution (CONV2D) Layer

Cycle through input fmap and weights (hold psum of output fmap)




Convolution (CONV2D) Layer

Cycle through input fmap and weights (hold psum of output fmap)




Convolution (CONV2D) Layer

Cycle through input fmap and weights (hold psum of output fmap)




Convolution (CONV2D) Layer

Cycle through input fmap and weights (hold psum of output fmap)




Convolution (CONV2D) Layer

Start processing next output feature activations




Convolution (CONV2D) Layer

Cycle through input fmap and weights (hold psum of output fmap)




Convolution (CONV2D) Layer

Cycle through input fmap and weights (hold psum of output fmap)




Convolution (CONV2D) Layer

Cycle through input fmap and weights (hold psum of output fmap)



Representation: Tensors


Rank-0 - Scalar




Rank-1 - Vector




Rank-2 - Matrix



Rank-3 - Cube




Example: Input Act/Fmap Tensor




*The compiler
“lowers” high-
rank tensors into
appropriate HW
structures*

$$I[C][H][W]$$

What to accelerate?



Transformer
(Language Understanding)



GNMT
(Machine Translation)

Runtime breakdown on V100 GPU


Matrix multiplications (GEMMs) consume around **70%** of the total runtime on modern deep learning workloads.

Prime candidate for acceleration


Possible Pitfall?

Beware of Amdahl's Law


GEMMs in Deep Learning



Forward Pass




Backward Pass



Spatial (or Dataflow) Accelerators

- **Millions of Parameters (i.e., weights)**

- Billions of computations



Features

- Thousands of Processing Elements (PEs)
- Custom Memory Hierarchy (typically scratchpads, no caches)
- Custom NoCs

What is Reuse?

$$\begin{array}{|c|c|c|c|} \hline A1 & A2 & A3 & A4 \\ \hline A5 & A6 & A7 & A8 \\ \hline A9 & A10 & A11 & A12 \\ \hline A13 & A14 & A15 & A16 \\ \hline \end{array} \times \begin{array}{|c|c|c|c|} \hline B1 & B2 & B3 & B4 \\ \hline B5 & B6 & B7 & B8 \\ \hline B9 & B10 & B11 & B12 \\ \hline B13 & B14 & B15 & B16 \\ \hline \end{array} = \begin{array}{|c|c|c|c|} \hline C1 & C2 & C3 & C4 \\ \hline C5 & C6 & C7 & C8 \\ \hline C9 & C10 & C11 & C12 \\ \hline C13 & C14 & C15 & C16 \\ \hline \end{array}$$

Matrix A Matrix B Matrix C

Example Operations

$$C1 = \begin{array}{|c|c|c|c|} \hline A1 & A2 & A3 & A4 \\ \hline \end{array} \cdot \begin{array}{|c|} \hline B1 \\ \hline B5 \\ \hline B9 \\ \hline B13 \\ \hline \end{array}$$

$$C11 = \begin{array}{|c|c|c|c|} \hline A9 & A10 & A11 & A12 \\ \hline \end{array} \cdot \begin{array}{|c|} \hline B3 \\ \hline B7 \\ \hline B11 \\ \hline B15 \\ \hline \end{array}$$


$$C1 = A1 * B1 + A2 * B5 + A3 * B9 + A4 * B13$$
$$C5 = A5 * B1 + A6 * B5 + A7 * B9 + A8 * B13$$

$$C11 = A9 * B3 + A10 * B7 + A11 * B11 + A12 * B15$$

Examples of Data Reuse in DNN

Convolutional Reuse

CONV layers only
(sliding window)




Reuse: Activations
 Filter weights

Examples of Data Reuse in DNN

Convolutional Reuse


CONV layers only
(sliding window)



Reuse: **Activations**
 Filter weights

Fmap Reuse

CONV and FC layers




Reuse: **Activations**

Examples of Data Reuse in DNN

Convolutional Reuse


CONV layers only
(sliding window)



Reuse: Activations
 Filter weights

Fmap Reuse


CONV and FC layers



Reuse: Activations


Filter Reuse

CONV and FC layers
(batch size > 1)



Reuse: Filter weights

Why does reuse help?



Suppose

- 100 PEs operating at 1 GHz => 100 GFLOPs/sec
- Each PE needs 2 bytes of read and 1 byte of write.
- DRAM BW ~25 GBps

Simple Accelerator:

BW requirement: 3 bytes/cycle => 300 GBps
--> Mem Bound!


Suppose we have data reuse

- weight reused completely
- input reused for 10 cycles
- psums reused for 10 cycles

BW requirement: 20 GBps
→ Compute Bound


Realistic?

How to exploit Reuse?




What HW structures would you need?

Building a DNN Accelerator




Building a DNN Accelerator




Worst Case: all memory R/W are **DRAM** accesses

- Example: AlexNet [NeurIPS 2012] has **724M** MACs
→ **2896M** DRAM accesses required

Building a DNN Accelerator




Building a DNN Accelerator



Opportunities: ① **data reuse**

Building a DNN Accelerator




Opportunities: **① data reuse**

- ①** Can reduce DRAM reads of **filter/fmap** by up to **500x****

** AlexNet CONV layers


Building a DNN Accelerator



Opportunities: **1** data reuse **2** local accumulation

- 1** Can reduce DRAM reads of **filter/fmap** by up to **500x**
- 2** Partial sum accumulation does **NOT** have to access DRAM


Building a DNN Accelerator



Opportunities: **1** data reuse **2** local accumulation


- 1** Can reduce DRAM reads of **filter/fmap** by up to **500x**
- 2** **Partial sum** accumulation does **NOT** have to access DRAM
 - Example: DRAM access in AlexNet can be reduced from **2896M** to **61M** (best case)

Building a DNN Accelerator




Leverage Parallelism for Throughput!

Building a DNN Accelerator



Leverage Parallelism for *spatial* data reuse!


Spatial DNN Accelerator



Local Memory Hierarchy


- Global Buffer
- Direct inter-PE network
- PE-local memory (RF)

Processing
Element (PE)




Hardware structures to exploit reuse



Temporal Reuse



Spatial Reuse




Spatio-Temporal Reuse




Memory Hierarchy /
Staging Buffers

E.g., Custom memory hierarchies in accelerators.



Multicasting-support NoCs

E.g., Hierarchical Bus in Eyeriss (ISCA 2016),
Tree in MAERI (ASPLOS 2018)




Neighbor-to-Neighbor Connections


E.g., TPU (ISCA 2017), local network in
Eyeriss (ISCA 2016)

The availability of the hardware structure limits the “mapping-space”


Design-space of a DNN Accelerator




Putting it all together: Case Study of Google TPUv1 (2016)




Systolic Array Structure



Schematic of MAC PE



MAC Processing Element (PE)




Systolic Array


Difference from CPU Architecture

- Registers distributed across PEs
 - One per operand per PE
 - Can be more than one as well
- Operands “forwarded” from one register to the other
 - More energy-efficient than reading large register file
- Stage data through array in deterministic manner
 - No need for hazard checks etc


Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example




Walkthrough Example



Performance/watt




NVIDIA Response: Tensor Cores



$$D = \begin{pmatrix} A_{0,0} & A_{0,1} & A_{0,2} & A_{0,3} \\ A_{1,0} & A_{1,1} & A_{1,2} & A_{1,3} \\ A_{2,0} & A_{2,1} & A_{2,2} & A_{2,3} \\ A_{3,0} & A_{3,1} & A_{3,2} & A_{3,3} \end{pmatrix}_{\text{FP16 or FP32}} \begin{pmatrix} B_{0,0} & B_{0,1} & B_{0,2} & B_{0,3} \\ B_{1,0} & B_{1,1} & B_{1,2} & B_{1,3} \\ B_{2,0} & B_{2,1} & B_{2,2} & B_{2,3} \\ B_{3,0} & B_{3,1} & B_{3,2} & B_{3,3} \end{pmatrix}_{\text{FP16}} + \begin{pmatrix} C_{0,0} & C_{0,1} & C_{0,2} & C_{0,3} \\ C_{1,0} & C_{1,1} & C_{1,2} & C_{1,3} \\ C_{2,0} & C_{2,1} & C_{2,2} & C_{2,3} \\ C_{3,0} & C_{3,1} & C_{3,2} & C_{3,3} \end{pmatrix}_{\text{FP16 or FP32}}$$


*Google TPU – large tensor engine vs NVIDIA:
multiple tiny tensor engines.
Trade-off?*

Design-space of a DNN Accelerator




Dataflow Choices

- Weight Stationary (WS) Dataflow
 - Minimize **weight** read energy consumption
 - Maximize convolutional and filter reuse of weights
 - **Broadcast activations** and **accumulate psums spatially** across the PE array




Dataflow Choices

- Output Stationary (WS) Dataflow
 - **Minimize partial sum** R/W energy consumption
 - maximize local accumulation
 - **Broadcast/Multicast filter weights** and **reuse activations spatially** across the PE array




Dataflow Choices

- Input Stationary (WS) Dataflow
 - Minimize **activation** read energy consumption
 - Maximize convolutional and fmap reuse of activations
 - **Unicast weights** and **accumulate psums spatially** across the PE array



Impact of Dataflow and Mappings

VGG conv3 2 Layer. Source: Timeloop



480,000 mappings shown

Spread: 19x in energy efficiency

Only 1 is optimal, 9 others within 1%

6,582 mappings have min. DRAM accesses but vary 11x in energy efficiency

1-level par.

**Immense
Search
space**

2-level par.

$O(10^{12})$

$+ O(10^{24})$

3-level par.

$O(10^{36})$


How to precisely represent dataflows

Loop Nests are the most popular

```
Input Fmaps:  I[G][N][C][H][W]
Filter Weights: W[G][M][C][R][S]
Output Fmaps:  O[G][N][M][E][F]
```

```
// DRAM levels
for (g3=0; g3<G3; g3++) {
    for (n3=0; n3<N3; n3++) {
        for (m3=0; m3<M3; m3++) {
            for (f3=0; f3<F3; f3++) {
                // Global buffer levels
                for (g2=0; g2<G2; g2++) {
                    for (n2=0; n2<N2; n2++) {
                        for (m2=0; m2<M2; m2++) {
                            for (f2=0; f2<F2; f2++) {
                                for (c2=0; c2<C2; c2++) {
                                    for (s2=0; s2<S2; s2++) {
                                        // NoC levels
                                        parallel-for (g1=0; g1<G1; g1++) {
                                            parallel-for (n1=0; n1<N1; n1++) {
                                                parallel-for (m1=0; m1<M1; m1++) {
                                                    parallel-for (f1=0; f1<F1; f1++) {
                                                        parallel-for (c1=0; c1<C1; c1++) {
                                                            parallel-for (s1=0; s1<S1; s1++) {
                                                                // SPad levels
                                                                for (f0=0; f0<F0; f0++) {
                                                                    for (n0=0; n0<N0; n0++) {
                                                                        for (e0=0; e0<E; e0++) {
                                                                            for (r0=0; r0<R; r0++) {
                                                                                for (c0=0; c0<C0; c0++) {
                                                                                    for (m0=0; m0<M0; m0++) {
                                                                                        o += I * W;

```



Summary

- High Throughput requirements and Energy costs of Data Movement are key drivers towards the trend towards custom accelerators
- Heavy HW-SW Co-Design is used in practice to design accelerators
- Open questions: how to avoid “over”-specialization

Thank you!

Next Lecture: Accelerators-II