


Cache Project




Back to digital logic:





4-input max (2 selector lines)



Clack - device that puts alternating
rising use falling high and low voltages on
voltage

Clack time

Clack time

A clock is need to synchronice actions 109 archit - particularly the storing of data. menary Combinational New yele. provided to the Clack next computation. result of computation Can provide the is stored when the stored data to clock falls. the combinational Circuit clock being up gives the constinutional exemit time to perform the compution More realistically? Combinational clement The clock prevents the overwriting of the memory element with the

output of the combinational circuit

until the computation has finished

Memory Elements (segmential)	
"unclocked latch" (aka S-R latch for "set-Reset")	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
S=0, R=0-> "not Q" O when Q was I and Q was 1 and Q was 1 and Q was 1 and Q was 1 and Q was 5 and Q is still Q and Q is still Q.	Ø
S=1, R=1 - unstable state -never used.	
When S=0 and R=D, the latch outputs will remain the same -i.e. their value immediately before 5 and R both became O.	