

Where we left off: unclocked latch



$$5=1$$
, $R=0 \Rightarrow Q=1$, $\overline{Q}=0$
 $5=0$, $R=1 \Rightarrow Q=0$, $\overline{Q}=1$
 $5=0$, $R=0 \Rightarrow Q$ and \overline{Q}
hold their value.

Adding a timing element: using the clock. Clocked latch ("D-latch")



When clock = 0, Q and Q hotel their value.

When Clock = 1,

Q gets the value
of D and Q


Sets the value of

D.

Draw as:

Ignare Q

"Flip Flop" - with falling edge trigger
- uses two D-batches:



when clock=1, D flows into the left latch and the left latch's Q changes. However, at that point the C input to the right latch is \$0,50 the Q output of the right latch doesn't change.

- When clock falls to \$6, no change occurs
on the \$9 of the left latch.

However, the \$C\$ input to

However, the Companies 1, so
the right latch becomes 1, so
the Quitput of the left latch
flows into the Dimput of the
right latch and is output on
the right latch's Q.

The flip flop is the building bloch
of registers & caches.

-"SRAM" (static rem)

- fast
- expensive (lots of transistors)

Now we'll ux to represent a flip flop

Draw a register 95: Register File - a collection of identical registers. -e.g. %rax, %rbx, ... - typically allows two reads and one write to registers just a number to machini cole at a time. addy Gorax, Porsi - reading from Gray and Yorsi, performs addition, writes result to lorsi.

9 register 1.6. assure 16 repléters Write enable ades 32 the register to write to. 1215 Write data multiplexers select 1 gets sent to the D input of the registers to read from, every register

- A register can only Change when:

- the clock falls

- write-enable = 1

- write-select selects that
register.

- through the use of the decoler.

Main Memory is not made from

Flip Flops.

— too expensive, not dense enough

Main memory was "DRAM"


— dynamic RAM

— uses one transister and one "capacitar"

per bit.

Stores voltage

(tiny battery)



When the capacitar holds a charge (high voltage), that represents a 1.
When the capacitor is ducharged (low valtage), that represents a P.

Setting word line = 1, bit line = 1, will cause current to flow from the bit to the capacitor, charging the capacitor - writing 9 1.

Setting wood line = 1, bit line = 0,
will cause current to flow from
the copocitor to the bit, discharging
from the capacitor.

-writing a 0.

To read, set word-line = 2 and set bit_line to an intermediate voltage level. If the voltage on bit_line goes up, that means the Capacitor had held high voltage and the current flowed from the capacitor to the bit line.

- so, the value read is 2.

If the voltage on bit-line goes down, that means the apaitar held low voltage.

- the value read is O.