
In a DRAM cell, reading the capacitar Changes the copocitor's voltage level. - value is wiped out - after reading the value, the hardwere has to write that rather back to the Capacitas. Copacitors also leak". - they lose their charge over time. - hardware has to periodically read every DRAM cell and write its rolae back to it. "refresh" - happens every 64ms - roughly a 0.4% overhead. - this dynamic refresh process is why DRAM is dynamic "RAM. - 5RAM doesn't need netreshing

"Static" RAM



ALU - arithmetic logic unit

- performs the arithmetic and logic
operations.


- combinational circuit - performs
computations using gotes, doesn't
store anything.

Constructing a simple ALU: 1-bit ALU performing AND and OR Performing addition: 1-bit adder: Cresult -inputs: carry-in, a, b - outs: result, cong-out Result = 1 when exactly one input is 1 or all the new inputs are 1. result

Corry Dut: Carryout=1 when at least two inputs are 1. C. ANDa Cm ANDB

1-bit ALU WY AND, OR, t

64-bit ALA - 6, twine AND, AR - 64-bit adle, tion - just chain together 64 1-5, t ALAs.




What about subtraction?

- really easy, thanks to

Z's complement!  $a-b = a+(-b) = a+(\overline{b}+1)$   $=(a+\overline{b})+1$ flip bits set any In adder.

1-5:7 ALU with addition, subtraction, and, or



The processor datapath

- how the data flows through the
processor to support instructions.

The processor control specifies the
values of multiplexer select
lines, 5 must, etc.

- not discussed here.


Portion of the datapath for fetching an instruction:

- uses a program counter (PC)

- special register containing the
address of the next instruction.

- aka "instruction pointer"

- % rip



Assume every instruction is Playles (64-bits) After each instruction, PC - PC+8 to point to the next instruction.