



RISC-V IOMMU Specification Document

IOMMU Task Group

Version 0.1, 3/2022: This document is in development. Assume everything can change. See
<http://riscv.org/spec-state> for details.

Table of Contents

Preamble	1
Copyright and license information	2
Contributors	3
1. Introduction	4
1.1. Glossary	5
1.2. Usage models	8
1.2.1. Non-virtualized OS	8
1.2.2. Hypervisor	9
1.2.3. Guest OS	10
1.3. Placement and data flow	11
1.4. IOMMU features	15
2. Data Structures	16
2.1. Device-Directory-Table (DDT)	18
2.1.1. Non-leaf DDT entry	19
2.1.2. Leaf DDT entry	19
2.1.3. Device-context fields	20
Translation control (tc)	20
IO hypervisor guest address translation and protection (iohgap)	22
Translation attributes (ta)	23
First-Stage context (fsc)	24
MSI page table pointer (msiptp)	25
MSI address mask (msi_addr_mask) and pattern (msi_addr_pattern)	26
2.1.4. Device-context configuration checks	26
2.2. Process-Directory-Table (PDT)	27
2.2.1. Non-leaf PDT entry	28
2.2.2. Leaf PDT entry	28
2.2.3. Process-context fields	28
Translation attributes (ta)	28
First-Stage context (fsc)	29
2.2.4. Process-context configuration checks	30
2.3. MSI page tables	30
2.3.1. MSI PTE, write-through mode	31
2.3.2. MSI PTE, MRIF mode	32
Memory-resident interrupt files	33
2.4. Process to translate an IOVA	36
2.4.1. Process to locate the Device-context	39
2.4.2. Process to locate the Process-context	39
2.4.3. Process to translate addresses of MSIs	40

2.5. IOMMU updating of PTE accessed (A) and dirty (D) updates	42
2.6. Faults from virtual address translation process	42
2.7. PCIe ATS translation request handling	43
2.8. PCIe ATS Page Request handling	45
2.9. Caching in-memory data structures	46
2.10. Updating in-memory data structure entries	47
2.11. Endianness of in-memory data structures	48
3. In-memory queue interface	49
3.1. Command-Queue (CQ)	50
3.1.1. IOMMU Page-Table cache invalidation commands	51
3.1.2. IOMMU Command-queue Fence commands	53
3.1.3. IOMMU directory cache invalidation commands	55
3.1.4. IOMMU PCIe ATS commands	56
3.2. Fault/Event-Queue (FQ)	57
3.3. Page-Request-Queue (PQ)	60
4. Debug support	62
5. Memory-mapped register interface	63
5.1. Register layout	63
5.2. Reset behavior	64
5.3. IOMMU capabilities (capabilities)	65
5.4. Features-control register (fctl)	67
5.5. Device-directory-table pointer (ddtp)	68
5.6. Command-queue base (cqb)	70
5.7. Command-queue head (cqh)	70
5.8. Command-queue tail (cqt)	71
5.9. Fault queue base (fqb)	71
5.10. Fault queue head (fqh)	72
5.11. Fault queue tail (fmt)	72
5.12. Page-request-queue base (pqb)	72
5.13. Page-request-queue head (pqh)	73
5.14. Page-request-queue tail (pqt)	73
5.15. Command-queue CSR (cqcsr)	73
5.16. Fault queue CSR (fqcsr)	76
5.17. Page-request-queue CSR (pqcsr)	77
5.18. Interrupt pending status register (ipshr)	80
5.19. Performance-monitoring counter overflow status (iocountovf)	80
5.20. Performance-monitoring counter inhibits (iocountinh)	81
5.21. Performance-monitoring cycles counter (iohpmcycles)	81
5.22. Performance-monitoring event counters (iohpmctr1-31)	82
5.23. Performance-monitoring event selector (iohpmevt1-31)	82
5.24. Interrupt-cause-to-vector register (icvec)	86

5.25. Translation-request IOVA (tr_req_iova)	87
5.26. Translation-request control (tr_req_ctl)	87
5.27. Translation-response (tr_response)	88
5.28. MSI configuration table (msi_cfg_tbl)	89
6. Software guidelines	91
6.1. Reading and writing IOMMU registers	91
6.2. Guidelines for initialization	91
6.3. Guidelines for invalidations	93
6.3.1. Changing device directory table entry	93
6.3.2. Changing process directory table entry	94
6.3.3. Changing MSI page table entry	94
6.3.4. Changing G-stage page table entry	95
6.3.5. Changing VS/S-stage page table entry	95
6.3.6. Accessed (A)/Dirty (D) bit updates and page promotions	96
6.3.7. Device Address Translation Cache invalidations	96
6.3.8. Caching invalid entries	97
6.3.9. Reconfiguring PMAs	97
6.3.10. Guidelines for handling interrupts from IOMMU	97
6.4. Guidelines for enabling and disabling ATS and/or PRI	98
7. Hardware guidelines	100
7.1. Integrating an IOMMU as a PCIe device	100
7.2. Faults from PMA and PMP	100
7.3. Aborting transactions	100
7.4. Reliability, Availability, and Serviceability (RAS)	100
Bibliography	?

Preamble



This document is in the [Development state](#)

Assume everything can change. This draft specification will change before being accepted as standard, so implementations made to this draft specification will likely not conform to the future standard.

Copyright and license information

This specification is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at creativecommons.org/licenses/by/4.0/.

Copyright 2022 by RISC-V International.

Contributors

This RISC-V specification has been contributed to directly or indirectly by (in alphabetical order):

Aaron Durbin, Allen Baum, Anup Patel, Daniel Gracia Pérez, Greg Favor, Guernsey D Hunt, John Hauser, Nick Kossifidis, Paul Walmsley, Perrine Peresse, Philipp Tomsich, Rieul Ducousso, Siqi Zhao, Sunil V.L, Tomasz Jeznach, Vassilis Papaefstathiou, Vedvyas Shanbhogue

Chapter 1. Introduction

The Input-Output Memory Management Unit (IOMMU), sometimes referred to as a System MMU (SMMU), is a system-level Memory Management Unit (MMU) that connects direct-memory-access-capable Input/Output (I/O) devices to system memory.

For each I/O device connected to the system through an IOMMU, software can configure at the IOMMU a device context, which associates with the device a specific virtual address space and other per-device parameters. By giving each device its own separate device context at an IOMMU, each device can be individually configured for a different software master, usually a guest OS or the main (host) OS. On every memory access made from a device, hardware indicates to the IOMMU the originating device by some form of unique device identifier, which the IOMMU uses to locate the appropriate device context within data structures supplied by software. For PCIe, for example, the originating device may be identified by the unique 16-bit triplet of PCI bus number (8-bit), device number (5-bit), and function number (3-bit) (collectively known as routing identifier or RID) and optionally up to 8-bit segment number when the IOMMU supports multiple Hierarchies. This specification refers to such unique device identifier as `device_id` and supports up to 24-bit wide identifiers.



A Hierarchy is a PCI Express I/O interconnect topology, wherein the Configuration Space addresses, referred to as the tuple of Bus/Device/Function Numbers, are unique. In some contexts, a Hierarchy is also called a Segment, and in Flit Mode, the Segment number is sometimes included in the ID of a Function.

Some devices may support shared virtual addressing which is the ability to share process address spaces with devices. Sharing process address spaces with devices allows to rely on core kernel memory management for DMA, removing some complexity from application and device drivers. After binding to a device, applications can instruct it to perform DMA on application statically or dynamically allocated buffers. To support such addressing, software can configure one or more process contexts into the device context. On every memory access made from a device, the hardware indicates to the IOMMU a unique process identifier, which the IOMMU uses in conjunction with the unique device identifier to locate the appropriate process context configured by software in the device context. For PCIe, for example, the process context may be identified by the unique 20-bit process address space identifier (PASID). This specification refers to such unique process identifiers as `process_id` and supports up to 20-bit wide identifiers.

Using the same S/VS-stage and G-stage page table formats in IOMMU for address translation and protections as the CPU's MMU removes some complexity from the core kernel memory management for DMA. Use of an identical format also allows the same G and S/VS-stage tables to be used by both MMU and the IOMMU.

DMA address translation in the IOMMU has certain performance implications for DMA accesses as DMA access time may be lengthened due to the time required to resolve the supervisor physical address using software provided data structures. Similar overheads in the CPU MMU are mitigated typically through the use of a translation look-aside buffer (TLB) to cache these address translations such that they may be re-used to reduce the translation overhead on subsequent accesses. The IOMMU may employ similar address translation caches, referred as IOMMU Address Translation Cache (IOATC). The IOMMU provides mechanisms for software to synchronize the IOATC with the

memory resident data structures used for address translation when they are modified. Software may configure the device context with a software defined context identifier called guest soft-context identifier (**GSCID**) to indicate that a collection of devices are assigned to the same VM and thus access a common virtual address space. Software may configure the process context with a software defined context identifier called process soft-context identifier (**PSCID**) to identify a collection of process identifier that share a common virtual address space. The IOMMU may use the **GSCID** and **PSCID** to tag entries in the IOATC to avoid duplication and simplify invalidation operations.

Some devices may participate in the translation process and provide a device side ATC (DevATC) for its own memory accesses. By providing a DevATC, the device shares the translation caching responsibility and thereby reduce probability of "thrashing" in the IOATC. The DevATC may be sized by the device to suit its unique performance requirements and may also be used by the device to optimize latency by prefetching translations. Such mechanisms require close cooperation of the device and the IOMMU using a protocol. For PCIe, for example, the Address Translation Services (ATS) protocol may be used by the device to request translations to cache in the DevATC and to synchronize it with updates made by software address translation data structures. The device participating in the address translation process also enables the use of I/O page faults to avoid the core kernel memory manager from having to make all physical memory that may be accessed by the device resident at all times. For PCIe, for example, the device may implement the Page Request Interface (PRI) to dynamically request the memory manager to make a page resident if it discovers the page for which it requested a translation was not available. An IOMMU may support specialized software interfaces and protocols with the device to enable services such as PCIe ATS and PCIe PRI.

In systems built with an Incoming Message-Signaled Interrupt Controller (IMSIIC), the IOMMU may be programmed by the hypervisor to direct message-signaled interrupts (MSI) from devices controlled by the guest OS to a guest interrupt file in an IMSIC. Because MSIs from devices are simply memory writes, they would naturally be subject to the same address translation that an IOMMU applies to other memory writes. However, the Advanced Interrupt Architecture requires that IOMMUs treat MSIs directed to virtual machines specially, in part to simplify software, and in part to allow optional support for memory-resident interrupt files. The device context is configured by software with parameters to identify memory writes as MSI and to be translated using a MSI address translation table configured by software in the device context.

1.1. Glossary

Table 1. Terms and definitions

Term	Definition
AIA	Advanced Interrupt Architecture.
ATS / PCIe ATS	Address Translation Services: A PCIe protocol to support DevATC.
CXL	Compute Express Link bus standard.
DC / Device Context	A hardware representation of state that identifies a device and the VM to which the device is assigned.
DDT	Device-directory-table: A radix-tree structure traversed using the unique device identifier to locate the Device Context structure.

Term	Definition
DDI	Device-directory-index: A sub-field of the unique device identifier used as a index into a leaf or non-leaf DDT structure.
Device ID	An identification number that is up to 24-bits to identify the source of a DMA or interrupt request. For PCIe devices this is the routing identifier (RID).
DevATC	An address translation cache at the device.
DMA	Direct Memory Access.
GPA	Guest Physical Address: An address in the virtualized physical memory space of a virtual machine.
GSCID	Guest soft-context identifier: An identification number used by software to uniquely identify a collection of devices assigned to a virtual machine. An IOMMU may tag IOATC entries with the GSCID. Device contexts programmed with same GSCID must also be programmed with identical G-stage page tables.
Guest	Software in a virtual machine.
HPM	Hardware Performance Monitor.
Hypervisor	Software entity that controls virtualization.
ID	Identifier.
IMSIC	Incoming Message-signaled Interrupt Controller.
IOATC	IOMMU Address Translation Cache: cache in IOMMU that caches data structures used for address translations.
IOVA	I/O Virtual Address: Virtual address for DMA by devices.
MSI	Message Signaled Interrupts.
OS	Operating System.
PASID	Process Address Space Identifier: It identifies the address space of a process. The PASID value is provided in the PASID TLP prefix of the request.
PBMT	Page-Based Memory Types.
PPN	Physical Page Number.
PRI	Page Request Interface - a PCIe protocol that enables devices to request OS memory manager services to make pages resident.
PC	Process Context.
PCIe	Peripheral Component Interconnect Express bus standard.
PDI	Process-directory-index: a sub field of the unique process identifier used to index into a leaf or non-leaf PDT structure.
PDT	Process-directory-table: A radix tree data structure traversed using the unique Process identifier to locate the process context structure.

Term	Definition
PMA	Physical Memory Attributes.
PMP	Physical Memory Protection.
PPN	Physical Page Number.
PRI	Page Request Interface - a PCIe protocol that enables devices to request OS memory manager services to make pages resident.
Process ID	An identification number that is up to 20-bits to identify a process context. For PCIe devices this is the PASID.
PSCID	Process soft-context identifier: An identification number used by software to identify a unique address space. The IOMMU may tag IOATC entries with PSCID.
PT	Page Table.
PTE	Page Table Entry. A leaf or non-leaf entry in a page table.
Reserved	A register or data structure field reserved for future use. Reserved fields in data structures must be set to 0 by software. Software must ignore reserved fields in registers and preserve the value held in these fields when writing values to other fields in the same register.
RID / PCIe RID	PCIe routing identifier.
RO	Read-only - Register bits are read-only and cannot be altered by software. Where explicitly defined, these bits are used to reflect changing hardware state, and as a result bit values can be observed to change at run time. If the optional feature that would Set the bits is not implemented, the bits must be hardwired to Zero
RW	Read-Write - Register bits are read-write and are permitted to be either Set or Cleared by software to the desired state. If the optional feature that is associated with the bits is not implemented, the bits are permitted to be hardwired to Zero.
RW1C	Write-1-to-clear status - Register bits indicate status when read. A Set bit indicates a status event which is Cleared by writing a 1b. Writing a 0b to RW1C bits has no effect. If the optional feature that would Set the bit is not implemented, the bit must be read-only and hardwired to Zero
RW1S	Read-Write-1-to-set - register bits indicate status when read. The bit may be Set by writing 1b. Writing a 0b to RW1S bits has no effect. If the optional feature that introduces the bit is not implemented, the bit must be read-only and hardwired to Zero
SOC	System on a chip, also referred as system-on-a-chip and system-on-chip.
SPA	Supervisor Physical Address: Physical address used to to access memory and memory-mapped resources.

Term	Definition
TLP	Transaction Layer Packet.
VA	Virtual Address.
VM	Virtual Machine: An efficient, isolated duplicate of a real computer system. In this specification it refers to the collection of resources and state that is accessible when a RISC-V hart supporting the hypervisor extension executes with the virtualization mode set to 1.
VMM	Virtual Machine Monitor. Also referred to as hypervisor.
VS	Virtual Supervisor: Supervisor privilege in virtualization mode.
WARL	Write Any values, Reads Legal values: Attribute of a register field that is only defined for a subset of bit encodings, but allow any value to be written while guaranteeing to return a legal value whenever read.
WPRI	Writes Preserve values, Reads Ignore values: Attribute of a register field that is reserved for future use.

1.2. Usage models

1.2.1. Non-virtualized OS

A non-virtualized OS may use the IOMMU for the following significant system-level functionalities:

1. Protect the operating system from bad memory accesses from errant devices
2. Support 32-bit devices in 64-bit environment (avoidance of bounce buffers)
3. Support mapping of contiguous virtual addresses to an underlying fragmented physical addresses (avoidance of scatter/gather lists)
4. Dynamic redirection of interrupts
5. Support shared virtual addressing

In the absence of an IOMMU, a device driver must program devices with Physical Addresses, which implies that DMA from a device could be used to access any memory, such as privileged memory, and cause malicious or unintended corruptions. This may be caused by hardware bugs, device driver bugs, or by malicious software/hardware.

The IOMMU offers a mechanism for the OS to defend against such unintended corruptions by limiting the memory that can be accessed by devices using DMA. Indeed, as depicted in [Figure 1](#) diagram the Operating System configures the IOMMU to use the S-stage page table to translate IOVA to SPA and thereby limit the addresses that may be accessed.

The OS may also use the MSI address translation capability to dynamically redirect interrupts from one RISC-V hart to another without needing to reprogram the devices themselves.

Legacy 32-bit devices cannot access the memory above 4 GiB. The integration of the IOMMU, through its address remapping capability, offers a simple mechanism for the DMA to directly access any address in the system (with appropriate access permission). Without an IOMMU, the OS must

resort to copying data through buffers (also known as bounce buffers) allocated in memory below 4 GiB. In this scenario the IOMMU improves the system performance.

The IOMMU can be useful as it permits to allocate large regions of memory without the need to be contiguous in physical memory. Indeed, a contiguous virtual address range can be mapped to a fragmented physical addresses.

The IOMMU can be used to support shared virtual addressing which is the ability to share process address space with devices. Sharing process address spaces with devices allows to rely on core kernel memory management for DMA, removing some complexity from application and device drivers.




Figure 1. Device isolation in non-virtualized OS

1.2.2. Hypervisor

IOMMU makes it possible for a guest operating system, running in a virtual machine, to be given direct control of an I/O device with only minimal hypervisor intervention.

A guest OS with direct control of a device will program the device with guest physical addresses, because that is all the OS knows. When the device then performs memory accesses using those addresses, an IOMMU is responsible for translating those guest physical addresses into supervisor physical addresses, referencing address-translation data structures supplied by the hypervisor.

Figure 2 diagram illustrates the concept. The device D1 is directly assigned to VM-1 and device D2 is directly assigned to VM-2. The VMM configures the G-stage page table to be used by each device and restricts the memory that can be accessed by D1 to VM-1 associated memory and from D2 to VM-2 associated memory.




Figure 2. DMA translation to enable direct device assignment

To handle MSIs from a device controlled by a guest OS, the hypervisor configures an IOMMU to redirect those MSIs to a guest interrupt file in an IMSIC (see Figure 3) or to a memory-resident interrupt file. The IOMMU is responsible to use the MSI address-translation data structures supplied by the hypervisor to perform the MSI redirection. Because every interrupt file, real or virtual, occupies a naturally aligned 4-KiB page of address space, the required address translation is from a virtual (guest) page address to a physical page address, the same as supported by regular RISC-V page-based address translation.




Figure 3. MSI address translation to direct guest programmed MSI to IMSIC guest interrupt files

1.2.3. Guest OS

The presence of an IOMMU allows each device to be individually configured for a different software master, usually a guest OS or the main (host) OS.

On implementations of the IOMMU that support two stages of translation (VS-stage and G-stage), the G-stage translation (or second stage of translation) is intended to virtualize device DMA to the guest OS physical address space. Devices can be assigned to guest OS which can directly program the device to do DMA with its Guest Physical Addresses (GPA). The hypervisor or host OS will set up and

configure the IOMMU to perform GPA to PA translation using G-stage page tables. The use of the G-stage page tables limits the physical memory accessible by a device controlled by the guest OS to the memory allocated to its virtual machine.

The hypervisor may then provide a virtual IOMMU facility, through hardware emulation or by enlightening the guest OS to use a software interface with the Hypervisor (also known as para-virtualization). The guest OS may then use the facilities provided by the virtual IOMMU to avail the same benefits as those discussed for a non-virtualized OS. The guest OS employs a page table, really a VS-stage page table, to perform similar configurations for the device in a non-virtualized OS.

With two-stage address translations enabled, the IOVA may be first translated to a GPA using the VS-stage page tables managed by the guest OS and the GPA translated to a SPA using the G-stage page tables managed by the hypervisor.

Figure 4 diagram illustrates the concept. The IOMMU is configured to perform two-stage address translation (VS-stage and G-stage) for device D1 and to perform G-stage only translation for device D2. The host OS or hypervisor may also retain a device, such as D3, for its own use and configure the IOMMU to perform a single-stage (S-stage) translation.




Figure 4. Address translation in IOMMU for Guest OS

The hypervisor may use the MSI address translation capability to dynamically redirect interrupts from guest controlled devices to the guest assigned interrupt register file of an IMSIC in the RISC-V hart.

1.3. Placement and data flow

Figure 5 shows an example of a typical system on a chip (SOC) with RISC-V hart(s). The SOC incorporates memory controllers and several IO devices. This SOC also incorporates two instances

of the IOMMU. The device may be directly connected to the IO Bridge and the system interconnect or may be connected through a Root Port when a IO protocol transaction to system interconnect translation is required. In case of PCIe, for example, the Root Port is a PCIe port that maps a portion of a hierarchy through an associated virtual PCI-PCI bridge and maps the PCIe IO protocol transactions to the system interconnect transactions.

The first instance, IOMMU 0 (associated with the IO Bridge 0), interfaces a Root Port to the system fabric/interconnect. One or more endpoint devices are interface to the SoC through this Root Port. In case of PCIe, the Root Port incorporates an ATS interface to the IOMMU that is used to support the PCIe ATS protocol by the IOMMU. The example shows an endpoint device with a device side ATC (DevATC) that holds translations obtained by the device from IOMMU 0 using the PCIe ATS protocol.

When such IO protocol to system fabric protocol translation using a Root Port is not required, the devices may interface directly with the system fabric. The second instance, IOMMU 1 (associated with the IO Bridge 1), illustrates interfacing devices (IO Devices A and B) to the system fabric without the use of a Root Port.

The IO Bridge is placed between the device(s) and the system interconnect to process device originated DMA transactions. IO Devices may perform DMA transactions using IO Virtual Addresses (VA, GVA or GPA). The IO Bridge invokes the associated IOMMU to translate the IOVA to a Supervisor Physical Addresses (SPA).

The IOMMU is not invoked for outbound transactions.




Figure 5. Example of IOMMUs integration in SoC.

The IOMMU is invoked by the IO Bridge for address translation and protection for inbound transactions. The data associated with the inbound transactions is not processed by the IOMMU. The IOMMU behaves like a look-aside IP to the IO Bridge and has several interfaces (see Figure 6):

- Host interface: it is a slave interface to the IOMMU for the harts to access its memory-mapped

registers and perform global configuration and/or maintenance operations.

- Device Translation Request interface: it is a slave interface, which receives the translation requests from the IO Bridge. On this interface the IO Bridge provides information about the request such as:
 - a. The hardware identities associated with transaction - the `device_id` and if applicable the `process_id` and its validity. The IOMMU uses the hardware identities to retrieve the context information to perform the requested address translations.
 - b. The IOVA and the type of the transaction (Translated or Untranslated).
 - c. Whether the request is for a read, write, execute, or an atomic operation.
 - i. Execute requested must be explicitly associated with the request (e.g., using a PCIe PASID). When not explicitly requested, the default must be 0.
 - d. The privilege mode associated with the request. When a privilege mode is not explicitly associated with the request (e.g., using a PCIe PASID), the default privilege mode must be User.
 - e. The number of bytes accessed by the request.
 - f. The IO Bridge may also provide some additional opaque information (e.g. tags) that are not interpreted by the IOMMU but returned along with the response from the IOMMU to the IO Bridge. As the IOMMU is allowed to complete translation requests out of order, such information may be used by the IO Bridge to correlate completions to previous requests.
- Data Structure interface: it is used by the IOMMU for implicit access to memory. It is a master interface to the IO Bridge and is used to fetch the required data structure from main memory. This interface is used to access:
 - a. The device and process directories to get the context information and translation rules.
 - b. The G-stage and/or S/VS-stage page table entries to translate the IOVA.
 - c. The in-memory queues (command-queue, fault-queue, and page-request-queue) used to interface with software.
- Device Translation Completion interface: it is a master interface which provides the completion response from the IOMMU for previously requested address translations. The completion interface may provide information such as:
 - a. The status of the request, indicating if the request completed successfully or a fault occurred.
 - b. If the request was completed successfully; the Supervisor Physical Address (SPA).
 - c. Opaque information (e.g. tags), if applicable, associated with the request.
 - d. The page-based memory types (PBMT), if Svpbmt is supported, obtained from the IOMMU address translation page tables. When two-stage address translation is performed the IOMMU provides the page-based memory type as resolved between the G-stage and VS-stage page table entries.
- ATS interface: The ATS interface, if the optional PCIe ATS capability is supported by the IOMMU, is used to communicate with ATS capable endpoints through the PCIe Root Port. This interface is used to:

- To receive ATS translation requests from the endpoints and to return the completions to the endpoints. The Root Port may provide an indication if the endpoint originating the request is a CXL type 1 or type 2 device.
- To send ATS "Invalidation Request" messages to the endpoints and to receive the "Invalidation Completion" messages from the endpoints.
- To receive "Page Request" and "Stop Marker" messages from the endpoints and to send "Page Request Group Response" messages to the endpoints.




Figure 6. IOMMU interfaces.

Similar to the RISC-V harts, physical memory attributes (PMA) and physical memory protection (PMP) checks must be completed on any inbound IO transactions even when the IOMMU is in bypass (bare state). The placement and integration of the PMA and PMP checkers is a platform choice.

PMA and PMP checkers reside outside the IOMMU. The example above is showing them in the IO Bridge.

Implicit accesses by the IOMMU itself through the Data Structure interface are checked by the PMA checker. PMAs are tightly tied to a given physical platform's organization, many details are inherently platform-specific.

The memory accesses performed by the IOMMU using the Data Structure interface need not be ordered in general with the device initiated memory accesses.



IOMMU may generate implicit memory accesses on the Data Structure interface to access data structures needed to perform the address translations. Such accesses must not be blocked by the original device initiated memory access.

IO bridge may perform ordering of memory accesses on the Data Structure interface to satisfy the necessary hazard checks and other rules as defined by the IO bridge and the system interconnect.

The IOMMU provides the resolved PBMT (PMA, IO, NC) along with the translated address on the device translation completion interface to the IO Bridge. The PMA in IO Bridge may use the provided PBMT to override the PMA(s) for the associated memory pages.

The PMP may use the hardware ID of the bus master to determine physical memory access privileges. As the IOMMU itself is a bus master for its implicit accesses, the IOMMU hardware ID may be used by the PMP to select the appropriate access control rules.

The IOMMU does not validate the authenticity of the hardware IDs provided by the IO bridge.



The IO bridge and/or the root ports must include suitable mechanisms to authenticate the hardware IDs. In some SOC this may be trivially achieved as a property of the devices being integrated into the SOC and their IDs being immutable. For PCIe, for example, the PCIe defined Access Control Services (ACS) Source Validation capabilities may be used to authenticate the hardware IDs. Other implementation specific methods in the IO bridge may be provided to perform such authentication.

1.4. IOMMU features

The version 1.0 of the RISC-V IOMMU specification supports the following features:

- Memory-based device context to locate parameters and address translations structures. The device context is located using the hardware provided unique `device_id`. The supported `device_id` width may be up to 24-bit.
- Memory-based process context to locate parameters and address translation structures using hardware provide unique `process_id`. The supported `process_id` may be up to 20-bit.
- 16-bit GSCIDs and 20-bit PSCIDs.
- Single stage and two stage address translation.
- VS/S-stage and G-stage virtual-memory system as specified by the RISC-V privileged specification to allow software flexibility to use a common page table for the CPU MMU as well as the IOMMU or to use a separate page table for the IOMMU.
- Up to 57-bit virtual-address width, 56-bit system-physical-address, and 59-bit guest-physical-address width.
- Hardware updating of PTE Accessed and Dirty bits.
- Identifying MSI writes and MSI address translation, using MSI page tables, to redirect MSIs to interrupt files in an IMSIC using MSI PTEs in write-through mode and redirecting MSI to memory-resident-interrupt-files using MSI PTEs in MRIF mode.
- Svnepot and Svpbmt extension.
- PCIe ATS and PRI services. Support for translating an IOVA to a GPA instead of a SPA in response to a translation request.
- A hardware performance monitor (HPM).
- MSI and wire-based-interrupts to request service from software.
- A register interface for software to request an address translation to support debug.

Supported features may be discovered using the `capabilities` register [Section 5.3](#).

Chapter 2. Data Structures

A data structure called device-context (**DC**) is used by the IOMMU to associate a device with an address space and to hold other per-device parameters used by the IOMMU to perform address translations. A radix-tree data structure called device directory table (DDT) that is traversed using the **device_id** is used to locate the **DC**.

The address space used by a device may require single-stage or two-stage address translation and protection. Two-stage address translation may be required when the control of the device is passed through to a Guest OS. Single-stage address translation using a S-stage page table may be used when the control of the device is retained by the hypervisor or Host OS itself.

When two-stage address translation is used the **DC** holds the PPN of the root G-stage page table; a guest-soft-context-ID (**GSCID**), which facilitates invalidations of cached address translations on a per-virtual-machine basis; and the G-stage address translation scheme.

Some devices support multiple contexts where each context may be associated with a different process and thus a different virtual address space. The context in such devices may be configured with a **process_id** that identifies the address space. When making a memory access, such devices signal the **process_id** along with the **device_id** to identify the accessed address space. An example of such a device is a GPU that supports multiple process contexts, where each context is associated with a different user process, such that the GPU may access memory using the virtual address provided by the user process itself. To support selecting an address space associated with the **process_id**, the **DC** holds the PPN of the root Process Directory Table (PDT), a radix-tree data structure, indexed using fields of the **process_id** to locate a data structure called the Process Context (**PC**).

When a PDT is active, the controls for S-stage or VS-stage address translation are held in the (**PC**).

When a PDT is not active, the controls for S-stage or VS-stage address translation are held in the **DC** itself.

The S/VS-stage address translation controls include the PPN of the root S/VS-stage page table; a process-soft-context-ID (**PSCID**), which facilitates invalidations of cached address translations on a per-address-space basis; and the S/VS-stage address translation scheme.

To handle MSIs from a device controlled by a guest OS, an IOMMU must be able to redirect those MSIs to a guest interrupt file in an IMSIC. Because MSIs from devices are simply memory writes, they would naturally be subject to the same address translation that an IOMMU applies to other memory writes. However, the IOMMU architecture may treat MSIs directed to virtual machines specially, in part to simplify software, and in part to allow optional support for memory-resident interrupt files. To support this capability, the architecture adds to the device contexts an MSI address mask and address pattern, used together to recognize certain memory writes from the device as being MSIs; and the real physical address of an MSI page table for controlling the translation and/or conversion of MSIs from the device.



A device context is given an independent page table for MSIs for two reasons:

First, hypervisors running under Linux or a similar OS can benefit from separate

control of MSI translations to help simplify the case when virtual harts are migrated from one physical hart to another. When a virtual hart's interrupt files are mapped to guest interrupt files in the real machine, migration of the virtual hart causes the physical guest interrupt files underlying those virtual interrupt files to change. However, because on other systems (not RISC-V) the migration of a virtual hart does not affect the mapping from guest physical addresses to real physical addresses, the internal functions of Linux that perform this migration are not set up to modify an IOMMU's address-translation tables to adjust for the changing physical locations of RISC-V virtual interrupt files. Giving a hypervisor control of a separate MSI translation table at an IOMMU bypasses this limitation. The MSI page table can be modified at will by the hypervisor and/or by the subsystem that manages interrupts without coordinating with the many other OS components concerned with regular address translation.

Second, specifying a separate MSI page table facilitates the use of memory-resident interrupt files (MRIFs), which are introduced in Section [Section 2.3.2](#). A dedicated MSI page table can easily support a special table entry format for MRIFs (Section [Section 2.3.2](#) that would be entirely foreign and difficult to retrofit to any other address-translation data structures.

The **DC** further holds controls for the type of transactions that a device is allowed to generate. One example of such a control is whether the device is allowed to use the PCIe defined Address Translation Service (ATS).

Two formats of the device-context structure are supported:

- **Base Format** - is 32-bytes in size used when the special treatment of MSI as specified in [Section 2.4.3](#) is not supported by the IOMMU.
- **Extended Format** - is 64-bytes in size and extends the base format **DC** with additional fields to translate MSIs as specified in [Section 2.4.3](#).

If **capabilities.MSI_FLAT** is 1 then the Extended Format is used else the Base Format is used.

The DDT used to locate the **DC** may be configured to be a 1, 2, or 3 level radix-table depending on the maximum width of the **device_id** supported. The partitioning of the **device_id** to obtain the device directory indexes (DDI) to traverse the DDT radix-tree table are as follows:




Figure 7. Base format **device_id** partitioning




Figure 8. Extended format **device_id** partitioning

The PDT may be configured to be a 1, 2, or 3 level radix table depending on the maximum width of the **process_id** supported for that device. The partitioning of the **process_id** to obtain the process directory indices (PDI) to traverse the PDT radix-tree table are as follows:




Figure 9. `process_id` partitioning for PDT radix-tree traversal



The `process_id` partitioning is designed to required a maximum of 4 KiB, a page, of memory for each process directory table. The root of the table when using a 20-bit wide `process_id` is not fully populated. The option of making the root table occupy 32 KiB was considered but not adopted as these tables are allocated at run time and contiguous memory allocation larger than a page may stress the Guest and hypervisor memory allocators.



All RISC-V IOMMU implementations are required to support DDT and PDT located in main memory. Supporting data structures in I/O memory is not required but is not prohibited by this specification.

2.1. Device-Directory-Table (DDT)

DDT is up to 3-level radix tree indexed using the device directory index (DDI) bits of the `device_id`.

The following diagrams illustrate the DDT radix-tree. The PPN of the root device-directory-table is held in a memory-mapped register called the device-directory-table pointer (`ddtp`).

Each valid non-leaf (NL) entry is 8-bytes in size and holds the PPN of the next device-directory-table.

A valid leaf device-directory-table entry holds the device-context (DC).




Figure 10. Three, two and single-level device directory with extended format DC




Figure 11. Three, two and single-level device directory with base format DC

2.1.1. Non-leaf DDT entry

A valid ($V=1$) non-leaf DDT entry provides PPN of the next level DDT.




Figure 12. Non-leaf device-directory-table entry

2.1.2. Leaf DDT entry

The leaf DDT page is indexed by DDI[0] and holds the device-context (DC).

In base-format the DC is 32-bytes. In extended-format the DC is 64-bytes.




Figure 13. Base-format device-context




Figure 14. Extended-format device-context

The **DC** is interpreted as four 64-bit doublewords in base-format and as eight 64-bit doublewords in extended-format. The byte order of each of the doublewords in memory, little-endian or big-endian, is the endianness as determined by **ctl.BE** (Section 5.4). The IOMMU may read the **DC** fields in any order.

2.1.3. Device-context fields

Translation control (**tc**)




Figure 15. Translation control (**tc**) field

DC is valid if the **V** bit is 1; If it is 0, all other bits in **DC** are don't-care and may be freely used by software.

If the IOMMU supports PCIe ATS specification (see **capabilities** register), the **EN_ATS** bit is used to enable ATS transaction processing. If **EN_ATS** is set to 1, IOMMU supports the following inbound transactions; otherwise they are treated as unsupported requests.

- Translated read for execute transaction
- Translated read transaction
- Translated write/AMO transaction
- PCIe ATS Translation Request

- PCIe ATS Invalidation Completion Message

If the **EN_ATS** bit is 1 and the **T2GPA** bit is set to 1 the IOMMU returns a GPA , instead of a SPA, as the translation of an IOVA in response to a PCIe ATS Translation Request from the device. In this mode of operations, the ATC in the device caches a GPA as a translation for an IOVA and uses the GPA as the address in subsequent translated memory access transactions. Usually translated requests use a SPA and need no further translation to be performed by the IOMMU. However when **T2GPA** is 1, translated requests from a device use a GPA and are translated by the IOMMU using the G-stage page table to a SPA. The **T2GPA** control enables a hypervisor to contain DMA from a device, even if the device misuses the ATS capability and attempts to access memory that is not associated with the VM.

When **T2GPA** is enabled, the addresses provided to the device in response to a PCIe ATS Translation Request cannot be directly routed by the I/O fabric (e.g. PCI switches) that connect the device to other peer devices and to host. Such addresses are also cannot be routed within the device when peer-to-peer transactions within the device (e.g. between functions of a device) are supported.

Hypervisors that configure **T2GPA** to 1 must ensure through protocol specific means that translated accesses are routed through the host such that the IOMMU may translate the GPA and then route the transaction based on PA to memory or to a peer device. For PCIe, for example, the Access Control Service (ACS) must be configured to always redirect peer-to-peer (P2P) requests upstream to the host.

Use of **T2GPA** set to 1 may not be compatible with devices that implement caches tagged by the translated address returned in response to a PCIe ATS Translation Request.

As an alternative to setting **T2GPA** to 1, the hypervisor may establish a trust relationship with the device if authentication protocols are supported by the device. For PCIe, for example, the PCIe component measurement and authentication (CMA) capability provides a mechanism to verify the devices configuration and firmware/executable (Measurement) and hardware identities (Authentication) to establish such a trust relationship.

If **EN_PRI** bit is 0, then PCIe "Page Request" messages from the device are invalid requests. A "Page Request" message received from a device is responded to with a "Page Request Group Response" message. Normally, a software handler generates this response message. However, under some conditions the IOMMU itself may generate a response. For IOMMU generated "Page Request Group Response" messages the PRG-response-PASID-required (**PRPR**) bit when set to 1 indicates that the IOMMU response message should include a PASID if the associated "Page Request" had a PASID.

Functions that support PASID and have the "PRG Response PASID Required" capability bit set to 1, expect that "Page Request Group Response" messages will contain a PASID if the associated "Page Request" message had a PASID. If the capability bit is 0, the function does not expect PASID on any "Page Request Group Response" message and the behavior of the function if it receives the response with a PASID is undefined. The **PRPR** bit should be configured with the value held in

the "PRG Response PASID Required" capability bit.

Setting the disable-translation-fault - **DTF** - bit to 1 disables reporting of faults encountered in the address translation process. Setting **DTF** to 1 does not disable error responses from being generated to the device in response to faulting transactions. Setting **DTF** to 1 does not disable reporting of faults from the IOMMU that are not related to the address translation process. The faults that are not reported when **DTF** is 1 are listed in [Table 11](#).



A hypervisor may set **DTF** to 1 to disable fault reporting when it has identified conditions that may lead to a flurry of errors such as due to an abnormal termination of a virtual machine.

The **fsc** field of **DC** holds the context for first-stage translations (S-stage or VS-stage). If the **PDTV** bit is 1, the field holds the PPN of the root page of PDT. If the **PDTV** bit is 0 and **iohgap.MODE** is **Bare**, the **fsc** field holds the PPN of the root page of a S-stage page table (i.e. **iosatp**). If the **PDTV** bit is 0 and **iohgap.MODE** is not **Bare**, the **fsc** field holds the PPN of the root page of a VS-stage page table (i.e. **iovsatp**).

The **PDTV** is expected to be set to 1 when **DC** is associated with a device that supports multiple process contexts and thus generates a valid **process_id** with its memory accesses. For PCIe, for example, if the request has a PASID then the PASID is used as the **process_id**.

When **PDTV** is 1, the **DPE** bit may set to 1 to enable the use of 0 as the default value of **process_id** for translating requests without a valid **process_id**.

When **PDTV** is 0, the **DPE** bit is reserved for future standard extension. Until its use is defined, the bit should be cleared by software for forward compatibility, and must be ignored by hardware.

The IOMMU supports the 1 setting of **GADE** and **SADE** bits if **capabilities.AMO** is 1. When **capabilities.AMO** is 0, these bits are reserved.

If **GADE** is 1, the IOMMU updates A and D bits in G-stage PTEs atomically. If **GADE** is 0, the IOMMU behavior is determined by **fctl.ADFD** bit. If **fctl.ADFD** is 0 then the IOMMU causes a guest-page-fault. If **fctl.ADFD** is 1, the IOMMU ignores the A and D bits in the PTEs; the IOMMU does not update the A or D bits and does not cause any faults based on A and/or D bit being 0.

If **SADE** is 1, the IOMMU updates A and D bits in S/VS-stage PTEs atomically. If **SADE** is 0, the IOMMU behavior is determined by **fctl.ADFD** bit. If **fctl.ADFD** is 0 then the IOMMU causes a guest-page-fault. If **fctl.ADFD** is 1, the IOMMU ignores the A and D bits in the PTEs; the IOMMU does not update the A or D bits and does not cause any faults based on A and/or D bit being 0.

If **SBE** is 0, implicit memory accesses to PDT entries and S/VS-stage PTEs are little-endian else they are big-endian. The supported values of **SBE** are the same as that of the **fctl.BE** field.

IO hypervisor guest address translation and protection (**iohgap**)

The **iohgap** field holds the PPN of the root G-stage page table and a virtual machine identified by a guest soft-context ID (**GSCID**), to facilitate address-translation fences on a per-virtual-machine basis. If multiple devices are associated to a VM with a common G-stage page table, the hypervisor is expected to program the same **GSCID** in each **iohgap**. The **MODE** field is used to select the G-stage

address translation scheme.

The G-stage page table formats are as defined by the Privileged specification.

The **iohgap** **MODE** field identifies the paged virtual-memory schemes and its encodings are as follows:

Table 2. Encoding of **iohgap.MODE** field

Value	Name	Description
0	Bare	No translation or protection.
1-7	—	Reserved for standard use.
8	Sv39x4	Page-based 41-bit virtual addressing (2-bit extension of Sv39).
9	Sv48x4	Page-based 50-bit virtual addressing (2-bit extension of Sv48).
10	Sv57x4	Page-based 59-bit virtual addressing (2-bit extension of Sv57).
11-14	—	Reserved for standard use.
15	Sv32x4	Page-based 34-bit virtual addressing (2-bit extension of Sv32).

Implementations are not required to support all defined mode settings for **iohgap**. The IOMMU only needs to support the modes also supported by the MMU in the harts integrated into the system or a subset thereof.

The root page table as determined by **iohgap.PPN** is 16 KiB and must be aligned to a 16-KiB boundary.



The **GSCID** field of **iohgap** identifies an address space. Configuring identical **GSCID** in two **DC** when the G-stage page-table referenced by the two **DC** are not identical then it is unpredictable whether the IOMMU uses the PTEs from the first page table or the second page table. These are the only expected behaviors.




Figure 16. IO hypervisor guest address translation and protection (**iohgap**) field

Translation attributes (**ta**)




Figure 17. Translation attributes (*ta*) field

The **PSCID** field of **ta** provides the process soft-context ID that identifies the address-space of the process. **PSCID** facilitates address-translation fences on a per-address-space basis. The **PSCID** field in **ta** is used as the address-space ID if **PDTV** is 0 and the **iosatp/iovsatp MODE** field is not **Bare**. When **PDTV** is 1, the **PSCID** field in **ta** is ignored.

First-Stage context (**fsc**)

If **PDTV** is 0, the **fsc** field in **DC** holds the **iosatp** (when **iohgap** **MODE** is **Bare**) or the **iovsatp** (when **iohgap** **MODE** is not **Bare**) that provide the controls for S-stage page table or VS-stage address translation and protection respectively.




Figure 18. IO (Virtual)Supervisor addr. translation and prot. (**iosatp/iosatp**) field (when **PDTV** is 0)

The S/VS-stage page table formats are as defined by the Privileged specification.

The **iosatp/iovsatp MODE** identifies the paged virtual-memory schemes and is encoded as follows:

Table 3. Encodings of **iosatp/iovsatp.MODE** field

Value	Name	Description
0	Bare	No translation or protection.
1-7	—	Reserved for standard use.
8	Sv39	Page-based 39-bit virtual addressing.
9	Sv48	Page-based 48-bit virtual addressing.
10	Sv57	Page-based 57-bit virtual addressing.
11-14	—	Reserved for standard use.
15	Sv32	Page-based 32-bit virtual addressing.

When **PDTV** is 1, the **fsc** field holds the process-directory table pointer (**pdt**). When the device supports multiple process contexts, selected by the **process_id**, the PDT is used to determine the S/VS-stage page table and associated **PSCID** for virtual address translation and protection.

The **pdt** field holds the PPN of the root PDT and the **MODE** field that determines the number of levels of the PDT.




Figure 19. Process-directory table pointer (**pdtp**) field (when **PDTV** is 1)

When two-stage address translation is active (**iohgap.MODE** != **Bare**), the **PPN** field holds a guest PPN. The GPA of the root PDT is then converted by guest physical address translation, as controlled by the **iohgap**, into a supervisor physical address. Translating addresses of root PDT root through G-stage page tables, allows the PDT to be held in memory allocated by the guest OS and allows the guest OS to directly edit the PDT to associate a virtual-address space identified by a VS-stage page table with a **process_id**.

Table 4. Encoding of **pdtp.MODE** field

Value	Name	Description
0	Bare	No translation or protection. First stage translation is not enabled.
1	PD8	8-bit process ID enabled. The directory has 1 levels with 256 entries. The bits 19:8 of process_id must be 0.
2	PD17	17-bit process ID enabled. The directory has 2 levels. The root PDT page has 512 entries and leaf level has 256 entries. The bits 19:17 of process_id must be 0.
3	PD20	20-bit process ID enabled. The directory has 3 levels. The root PDT has 8 entries and the next non-leaf level has 512 entries. The leaf level has 256 entries.
4-15	—	Reserved

MSI page table pointer (**msiptp**)

The **msiptp** field holds the PPN of the root MSI page table used to direct an MSI to a guest interrupt file in an IMSIC. The MSI page table format is defined in [Section 2.3](#).

The **MODE** field is used to select the MSI address translation scheme.




Figure 20. MSI page table pointer (**msiptp**) field

Table 5. Encoding of **msiptp.MODE** field

Value	Name	Description
0	Bare	No translation or protection. MSI recognition using MSI address mask and pattern is not performed.
1	Flat	Flat MSI page table

MSI address mask (`msi_addr_mask`) and pattern (`msi_addr_pattern`)

The MSI address mask (`msi_addr_mask`) and pattern (`msi_addr_pattern`) fields are used to recognize certain memory writes from the device as being MSIs and to identify the 4-KiB pages of virtual interrupt files in the guest physical address space of the relevant VM. An incoming 32-bit write made by a device is recognized as an MSI write to a virtual interrupt file if the destination guest physical page matches the supplied address pattern in all bit positions that are zeros in the supplied address mask. In detail, a write to guest physical address `A` is recognized as an MSI to a virtual interrupt file if:

$$(A \gg 12) \& \sim \text{msi_addr_mask} = (\text{msi_addr_pattern} \& \sim \text{msi_addr_mask})$$

where `>> 12` represents shifting right by 12 bits, an ampersand (`&`) represents bitwise logical AND, and `~msi_addr_mask` is the bitwise logical complement of the address mask.




Figure 21. MSI address mask (`msi_addr_mask`) field




Figure 22. MSI address pattern (`msi_addr_pattern`) field

2.1.4. Device-context configuration checks

A `DC` with `V=1` is considered as misconfigured if any of the following conditions are true.

1. If any bits or encoding that are reserved for future standard use are set within `DC`, stop and report "DDT entry misconfigured" (cause = 259).
2. `capabilities.ATS` is 0 and `DC.tc.EN_ATS`, or `DC.tc.EN_PRI`, or `DC.tc.PRPR` is 1
3. `DC.tc.EN_ATS` is 0 and `DC.tc.T2GPA` is 1
4. `DC.tc.EN_ATS` is 0 and `DC.tc.EN_PRI` is 1
5. `DC.tc.EN_PRI` is 0 and `DC.tc.PRPR` is 1
6. `capabilities.T2GPA` is 0 and `DC.tc.T2GPA` is 1
7. `DC.tc.T2GPA` is 1 and `DC.iohgap.MODE` is Bare
8. `DC.tc.PDTV` is 1 and `DC.fsc.pdtp.MODE` is not a supported mode
 - a. `capabilities.PD20` is 0 and `DC.fsc.pdtp.MODE` is PD20
 - b. `capabilities.PD17` is 0 and `DC.fsc.pdtp.MODE` is PD17
 - c. `capabilities.PD8` is 0 and `DC.fsc.pdtp.MODE` is PD8
9. `DC.tc.PDTV` is 0 and `DC.fsc.iosatp.MODE` is not one of the supported modes
 - a. `capabilities.Sv32` is 0 and `DC.fsc.iosatp.MODE` is Sv32

- b. `capabilities.Sv39` is 0 and `DC.fsc.iosatp.MODE` is `Sv39`
- c. `capabilities.Sv48` is 0 and `DC.fsc.iosatp.MODE` is `Sv48`
- d. `capabilities.Sv57` is 0 and `DC.fsc.iosatp.MODE` is `Sv57`
- 10. `capabilities.Sv32x4` is 0 and `DC.iohgap.MODE` is `Sv32x4`
- 11. `capabilities.Sv39x4` is 0 and `DC.iohgap.MODE` is `Sv39x4`
- 12. `capabilities.Sv48x4` is 0 and `DC.iohgap.MODE` is `Sv48x4`
- 13. `capabilities.Sv57x4` is 0 and `DC.iohgap.MODE` is `Sv57x4`
- 14. `capabilities.MSI_FLAT` is 1 and `DC.msip.MODE` is not `Bare` and not `Flat`
- 15. `DC.iohgap.MODE` is not `Bare` and the root page table determined by `DC.iohgap.PPN` is not aligned to a 16-KiB boundary.
- 16. `capabilities.AMO` is 0 and `DC.tc.SADE` or `DC.tc.GADE` is 1
- 17. `capabilities.END` is 0 and `ctl.BE` != `DC.tc.SBE`



Some `DC` fields that hold a system-physical-addresses or guest-physical-addresses. Some implementations may verify the validity of the addresses - e.g. the system-physical-address is not wider than that supported as determined by `capabilities.PAS`, etc. at the time of locating the `DC`. Such implementations may cause a "DDT entry misconfigured" (cause = 259) fault.

Other implementations only detect such addresses to be invalid when the data structure referenced by these fields need to be accessed. Such implementations may detect access-violation faults in the process of making the access.

2.2. Process-Directory-Table (PDT)

The PDT is a 1, 2, or 3-level radix tree indexed using the process directory index (`PDI`) bits of the `process_id`.

The following diagrams illustrate the PDT radix-tree. The root process-directory page number is located using the process-directory-table pointer (`pdt`) field of the device-context. Each non-leaf (`NL`) entry provides the PPN of the next level process-directory-table. The leaf process-directory-table entry holds the process-context (`PC`).




Figure 23. Three, two and single-level process directory

2.2.1. Non-leaf PDT entry

A valid ($V=1$) non-leaf PDT entry holds the PPN of the next-level PDT.




Figure 24. Non-leaf process-directory-table entry

2.2.2. Leaf PDT entry

The leaf PDT page is indexed by $PDI[0]$ and holds the 16-byte process-context (PC).




Figure 25. Process-context

The PC is interpreted as two 64-bit doublewords. The byte order of each of the doublewords in memory, little-endian or big-endian, is the endianness as determined by $DC.tc.SBE$. The IOMMU may read the PC fields in any order.

2.2.3. Process-context fields

Translation attributes (ta)




Figure 26. Translation attributes (**ta**) field

PC is valid if the **V** bit is 1; If it is 0, all other bits in **PC** are don't care and may be freely used by software.

When Enable-Supervisory-access (**ENS**) is 1, transactions requesting supervisor privilege are allowed with this **process_id** else the transaction is treated as an unsupported request.

When **ENS** is 1, the **SUM** (permit Supervisor User Memory access) bit modifies the privilege with which supervisor privilege transactions access virtual memory. When **SUM** is 0, supervisor privilege transactions to pages mapped with **U**-bit in PTE set to 1 will fault.

When **ENS** is 1, supervisor privilege transactions that read with execute intent to pages mapped with **U** bit in PTE set to 1 will fault, regardless of the state of **SUM**.

First-Stage context (**fsc**)

If **PDTV** is 0, the **fsc** field in **DC** holds the **iosatp** (when **iohgap** **MODE** is **Bare**) or the **iovsatp** (when **iohgap** **MODE** is not **Bare**) that provide the controls for S-stage page or VS-stage address translation and protection respectively.




Figure 27. IO (Virtual)Supervisor addr. translation and prot. (**iovsatp/iosatp**) field (when **PDTV** is 1)

A valid (**V==1**) leaf PDT entry holds the PPN of the root page of a S/VS-stage page table and the **MODE** used to determine the S/VS-stage address translation scheme. The **MODE** field encoding are as defined for the **MODE** field in the **satp/vsatp** CSR.

The software assigned process soft-context ID (**PSCID**) is used as the address space ID for the process identified by the S/VS-stage page table.

When two-stage address translation is active (**iohgap.MODE != Bare**), the **PPN** field holds a guest PPN of the root of a VS-stage page table. Addresses of the VS-stage page table entries are then converted by guest physical address translation process, as controlled by the **iohgap**, into a supervisor physical address. A guest OS may thus directly edit the VS-stage page table to limit access by the device to a subset of its memory and specify permissions for the device accesses.



The `PSCID` field of `PC` identified an address space. Configuring identical `PSCID` in two `PC` when the page-table referenced by the two `PC` are not identical then it is unpredictable whether the IOMMU uses the PTEs from the first page table or the second page table. These are the only expected behaviors.

2.2.4. Process-context configuration checks

A `PC` with `V=1` is considered as misconfigured if any of the following conditions are true.

1. If any bits or encoding that are reserved for future standard use are set within `PC`, stop and report "PDT entry misconfigured" (cause = 267).
2. `capabilities.Sv32` is 0 and `PC.fsc.MODE` is `Sv32`
3. `capabilities.Sv39` is 0 and `PC.fsc.MODE` is `Sv39`
4. `capabilities.Sv48` is 0 and `PC.fsc.MODE` is `Sv48`
5. `capabilities.Sv57` is 0 and `PC.fsc.MODE` is `Sv57`



Some `PC` fields that hold a system-physical-addresses or guest-physical-addresses. Some implementations may verify the validity of the addresses - e.g. the system-physical-address is not wider than that supported as determined by `capabilities.PAS`, etc. at the time of locating the `PC`. Such implementations may cause a "PDT entry misconfigured" (cause = 267) fault.

Other implementations only detect such addresses to be invalid when the data structure referenced by these fields need to be accessed. Such implementations may detect access-violation faults in the process of making the access.

2.3. MSI page tables

Whenever an IOMMU recognizes an incoming write from a device as an MSI by the method specified in the previous section, the MSI is translated or converted by consulting the MSI page table configured for the device, instead of using the regular translation data structures that apply to all other memory accesses from the same device.

Only naturally aligned 32-bit writes from a device are possible MSIs. For other forms of memory accesses by a device (such as reads, writes of other sizes, or misaligned writes), the regular translation data structures are always applied, even if the address matches that of a proper MSI.

An MSI page table is a flat array of MSI page table entries (MSI PTEs), each 16 bytes. MSI page tables have no multi-level hierarchy like regular RISC-V page tables do. Rather, every MSI PTE is a leaf entry specifying the translation or conversion of writes made to a particular 4-KiB guest physical page that a virtual interrupt file occupies (or may occupy) in the relevant virtual machine. To select an individual MSI PTE from an MSI page table, the PTE array is indexed by the interrupt file number extracted from the destination guest physical address of the incoming MSI write by the formula of the [Section 2.1.3.6](#). Each MSI PTE may specify either the address of a real guest interrupt file that substitutes for the targeted virtual interrupt file (as in [Figure 3](#)), or a memory-resident interrupt file in which to store incoming MSIs for the virtual interrupt file (as in [Figure 30](#)).

The number of entries in an MSI page table is always a power of two, specifically 2^k where k is the number of bits that are ones in the MSI address mask used to extract the interrupt file number from the destination guest physical address. If an MSI page table has 256 or fewer entries, the start of the table is always aligned to a 4-KiB page address in real physical memory. If an MSI page table has $2^k > 256$ entries, the table must be naturally aligned to a $2^k \times 16$ -byte address boundary. If an MSI page table is not aligned as required, all entries in the table appear to an IOMMU as unspecified, and any address an IOMMU may compute and use for reading an individual MSI PTE from the table is also unspecified.

Every 16-byte MSI PTE is interpreted as two 64-bit doublewords. The byte order for each of the two doublewords in memory, little-endian or big-endian, is the endianness as determined by `fctl.BE` (Section 5.4).

Bit 0 of the first doubleword of an MSI PTE is field **V** (Valid). When **V** = 0, the PTE is invalid, and all other bits of both doublewords are ignored by an IOMMU, making them free for software to use.

If **V** = 1, bit 63 of the first doubleword is field **C** (Custom), designated for custom use. If an MSI PTE has **V** = 1 and **C** = 1, interpretation of the rest of the PTE is **UNSPECIFIED**.

If **V** = 1 and the custom-use bit **C** = 0, then bit 2 of the first doubleword is field **W** (Write-through). If **W** = 1, the MSI PTE specifies write-through mode for incoming MSIs, and if **W** = 0, it specifies MRIF mode. The interpretation of an MSI PTE for each of these two modes is detailed further in the next two subsections.

2.3.1. MSI PTE, write-through mode

When an MSI PTE has fields **V** = 1, **C** = 0, and **W** = 1 (write-through mode), the PTE's complete format is:




Figure 28. MSI PTE, write-through mode

Reserved bits of the first doubleword must be set to zeros by software. The second doubleword is ignored by an IOMMU so is free for software to use.

An incoming MSI write is translated by replacing the write's original address bits 12 and above (the guest physical page number) with field **PPN** (Physical Page Number) from the PTE, while retaining the original address bits 11:0 (the page offset). This translated address is either zero-extended or clipped at the upper end as needed to make it the width of a real physical address for the machine.

An MSI PTE in write-through mode allows a hypervisor to route an MSI intended for a virtual

interrupt file to go instead to a guest interrupt file of a real IMSIC in the machine.

An IOMMU can maximize the overlap between the handling of MSI PTEs and regular RISC-V leaf PTEs as follows:



For RV64, the first doubleword of an MSI PTE in write-through mode has the same encoding as a regular RISC-V leaf PTE for Sv39, Sv48, Sv39x4, or Sv48x4 page-based address translation, with PTE fields D, A, G, U, X, and R all zeros and W = 1. Hence, the MSI PTE's first doubleword appears the same as a regular PTE that grants write permission (W = 1) but not read or execute permissions (X = R = 0). This same-encoded regular PTE would translate an MSI write the same as the actual MSI PTE, except that what would be the PTE's accessed (A), dirty (D), and user (U) bits are all zeros. An IOMMU needs to treat only these three bits differently for an MSI PTE versus a regular RV64 leaf PTE.

The address computation used to select a PTE from a regular RISC-V page table must be modified to select an MSI PTE's first doubleword from an MSI page table. However, the extraction of an interrupt file number from a guest physical address to obtain the index for accessing the MSI page table already creates an unavoidable difference in PTE addressing. For RV32, the lower 32-bit word of an MSI PTE's first doubleword has the same format as a leaf PTE for Sv32 or Sv32x4 page-based address translation, except again for what would be PTE bits A, D, and U, which must be treated differently.

2.3.2. MSI PTE, MRIF mode

If memory-resident interrupt files are supported and an MSI PTE has fields $V = 1$, $C = 0$, and $W = 0$ (MRIF mode), the PTE's complete format is:




Figure 29. MSI PTE, MRIF mode

Reserved bits of the PTE must be set to zeros by software.

The PTEs **MRIF_ADDR[55:9]** field provides bits 55:9 of the physical address of a memory-resident interrupt file in which to store incoming MSIs, referred to as the destination MRIF. As every memory-resident interrupt file is naturally aligned to a 512-byte address boundary, bits 8:0 of the destination MRIFs address must be zero and are not specified in the PTE.

The **N10** field provides the bit 10 and the **N90** field provides the bits 9:0 of a Notice Identifier (NID).

Field **NPPN** (Notice Physical Page Number) and the **NID** together specify a destination and value for a notice MSI that is sent after each time the destination MRIF is updated as a result of consulting this PTE to store an incoming MSI.



Typically, **NPPN** will be the page address of an IMSICs interrupt file in the real machine, and **NID** will be the interrupt identity to make pending in that interrupt file to indicate that the destination MRIF may have changed. However, **NPPN** is not required to be a valid interrupt file address, and an IOMMU must not attempt to restrict it to only such addresses. Any page address must be accepted for **NPPN**.

When the IMSIC interrupt files in the system implement memory-mapped register **seteipnum_be** (See Advanced Interrupt Architecture) for receiving MSIs in big-endian byte order, then an IOMMU must be able to store MSIs in both little-endian and big-endian byte orders to the destination MRIF. If the IMSIC interrupt files in the system do not implement register **seteipnum_be**, an IOMMU should ordinarily store only little-endian MSIs to the destination MRIF. The data of an incoming MSI is assumed to be in little-endian byte order if bit 2 of the destination address is zero, and in big-endian byte order if bit 2 of the destination address is one.



While IOMMUs are expected typically to cache MSI PTEs that are configured in write-through mode (**W = 1**), they might not cache PTEs configured in MRIF mode (**W = 0**). Two reasons together justify not caching MSI PTEs in MRIF mode: First, the information and actions required to store an MSI to an MRIF are far different than normal address translation; and second, by their nature, MSIs to MRIFs should occur less frequently. Hence, an IOMMU might perform MRIF-mode processing solely as an extension of cache-miss page table walks, leaving its address translation cache oblivious to MRIF-mode MSI PTEs.

Software must not assume that an IOMMU may not cache MSI PTEs in MRIF mode and perform suitable address translation cache invalidations when changing MSI PTEs.

Memory-resident interrupt files

An IOMMU may optionally support memory-resident interrupt files (MRIFs). If implemented (**capabilities.MSI_MRIF = 1**, [Section 5.3](#)), the use of memory-resident interrupt files can greatly increase the number of virtual harts that can be given direct control of one or more physical devices in a system, assuming the rest of the system can still handle the added load.

Without memory-resident interrupt files, the number of virtual RISC-V harts that can directly receive MSIs from devices is limited by the total number of guest interrupt files implemented by all IMSICs in the system, because all MSIs to RISC-V harts must go through IMSICs. For a single RISC-V hart, the number of guest interrupt files is the **GEILEN** parameter defined by the Privileged Architecture, which can be at most 31 for RV32 and 63 for RV64. With the use of memory-resident interrupt files, on the other hand, the total number of virtual RISC-V harts able to receive device MSIs is almost unbounded, constrained only by the amount of real physical memory and the additional processing time needed to handle them. As its name implies, a memory-resident interrupt file is located in memory instead of within an IMSIC. [Figure 30](#) depicts how an IOMMU can record an incoming MSI in an MRIF. When properly configured by a hypervisor, an IOMMU

recognizes certain incoming MSIs as intended for a specific virtual interrupt file, and records each such MSI by setting an interrupt-pending bit stored within the MRIF data structure in ordinary memory. After each MSI is recorded in an MRIF, the IOMMU also sends a notice MSI to the hypervisor to inform it that the MRIF contents may have changed.




Figure 30. Recording an MSI into a memory-resident interrupt file (MRIF)

While a memory-resident interrupt file provides a place to record MSIs, it cannot interrupt a hart directly the way an IMSIC’s guest interrupt files can. The notice MSIs that hypervisors receive only indicate that a virtual hart might need interrupting; a hypervisor is responsible for examining the MRIF contents each time to determine whether actually to interrupt the virtual hart. Furthermore, whereas an IMSIC’s guest interrupt file can directly act as a supervisor-level interrupt file for a virtual hart, keeping a virtual hart’s interrupt file in an MRIF while the virtual hart executes requires that the hypervisor emulate a supervisor-level interrupt file for the virtual hart, hiding the underlying MRIF. Depending on how often the virtual hart touches its interrupt file and the implementation’s level of support for MRIFs, the cost of this emulation may be significant. Consequently, MRIFs are expected most often to be used for virtual harts that are more-or-less “swapped out” of a physical hart due to being idle, or nearly so. When a hypervisor determines that an MSI that landed in an MRIF should wake up a particular virtual hart that was idle, the virtual hart can be assigned a guest interrupt file in an IMSIC and its interrupt file moved from the MRIF into this guest interrupt file before the virtual hart is resumed. The process of allocating a guest interrupt file for the newly wakened virtual hart may of course force the interrupt file of another virtual hart to be evicted to its own MRIF.



Not all systems need to accommodate large numbers of idle virtual harts. Many batch-processing servers, for example, strive to keep all virtual worker threads as busy as possible from start to finish, throttled only by I/O delays and limits on processing resources. In such environments, support for MRIFs may not be useful, so long as parameter **GEILEN** is not too small.

An IOMMU can have one of these three levels of support for memory-resident interrupt files:

capabilities.MSI_MRIF	capabilities.AMO	MRIF support level
0	0/1	No MRIF
1	0	MRIF without atomic update.
1	1	MRIF with atomic update.

Memory-resident interrupt files are most efficient when the memory system supports logical atomic memory operations (AMOs) corresponding to RISC-V instructions **AMOAND** and **AMOOR**, for memory accesses made both from harts and from the IOMMU. The **AMOAND** and **AMOOR** operations are required for atomic update of a memory-resident interrupt file. A reduced level of support is

possible without AMOs, relying solely on basic memory reads and writes.

A memory-resident interrupt file occupies 512 bytes of memory, naturally aligned to a 512-byte address boundary. The 512 bytes are organized as an array of 32 pairs of 64-bit doublewords, 64 doublewords in all. Each doubleword is in little-endian byte order (even for systems where all harts are big-endian-only).



Big-endian-configured harts that make use of MRIFs are expected to implement the **REV8** byte-reversal instruction defined Zbb extension. If **REV8** is not implemented, then the endianness conversion may be implemented using a sequence of instructions.

The pairs of doublewords contain the interrupt-pending and interrupt-enable bits for external interrupt identities 1–2047, in this arrangement:

offset	size (bytes)	contents
0x000	8	interrupt-pending bits for (minor) identities 1–63
0x008	8	interrupt-enable bits for identities 1–63
0x010	8	interrupt-pending bits for identities 64–127
0x018	8	interrupt-enable bits for identities 64–127
...
0x1F0	8	interrupt-pending bits for identities 1984–2047
0x1F8	8	interrupt-enable bits for identities 1984–2047

In general, the pair of doublewords at address offsets $k \times 16$ and $k \times 16 + 8$ for integer k contain the interrupt-pending and interrupt-enable bits for external interrupt minor identities in the range $k \times 64$ to $k \times 64 + 63$. For identity i in this range, bit $(i \bmod 64)$ of the first (even) doubleword is the interrupt-pending bit, and the same bit of the second (odd) doubleword is the interrupt-enable bit.



The interrupt-pending and interrupt-enable bits are stored interleaved by doublewords within an MRIF to facilitate the a future IOMMU extension examining the relevant enable bit to determine whether to send a notice MSI after updating a pending bit, rather than the current behavior of always sending a notice MSI after an update without regard for the interrupt-enable bits. The memory arrangement matters only when MRIFs are supported without atomic update.

Bit 0 of the first doubleword of an MRIF stores a faux interrupt-pending bit for nonexistent interrupt 0. If a write from an I/O device appears to be an MSI that should be stored in an MRIF, yet the data to write (the interrupt identity) is zero, the IOMMU acts as though zero were a valid interrupt identity, setting bit 0 of the target MRIF's first doubleword and sending a notice MSI as usual.

All MRIFs are the size to accommodate 2047 valid interrupt identities, the maximum allowed for an

IMSIC interrupt file. If a system's actual IMSICs have interrupt files that implement only **N** interrupt identities, **N** < 2047, then the contents of MRIFs for identities greater than **N** may be ignored by software. IOMMUs, however, treat every MRIF as though all interrupt identities in the range 0–2047 are valid, even as software ignores invalid identity 0 and all identities greater than **N**.



There is no need to specify to an IOMMU a desired size **N** for an MRIF smaller than 2047 valid interrupt identities. The only use an IOMMU would make of this information would be to discard any MSIs indicating an interrupt identity greater than **N**. If devices are properly configured by software, such errant MSIs should not occur; but even if they do, it is just as effective for software to ignore spurious interrupt identities after they have been recorded in an MRIF as for an IOMMU to discard them before recording them in the MRIF. It is likewise unnecessary for IOMMUs to check for and discard MSIs indicating an invalid interrupt identity of zero.

The data component of an MSI write specifies the interrupt identity to raise in the destination interrupt file. (Recall [Figure 3](#)) This data may be in little-endian or big-endian byte order. If an IOMMU supports memory-resident interrupt files, it can store to an MRIF MSIs of the same endianness that the IOMMU is configured to operate in. All IMSIC interrupt files are required to accept MSIs in little-endian byte order written to memory-mapped register `seteipnum_le`. IMSIC interrupt files may also accept MSIs in big-endian byte order if register `seteipnum_be` is implemented alongside `seteipnum_le`. If the interrupt identity indicated by an MSI's data (when interpreted in the correct byte order) is in the range 0–2047, an IOMMU stores the MSI to an MRIF by setting to one the interrupt-pending bit in the MRIF for that identity. If atomic update is supported for MRIFs, the pending bit is set using an `AMOOR` operation, else it is set using a non-atomic read-modify-write sequence. After the interrupt-pending bit is set in the MRIF, the IOMMU sends the notice MSI that software has configured for the MRIF. The exact process of storing an MSI to an MRIF is specified more precisely in [Section 2.4.3](#).

2.4. Process to translate an IOVA

The process to translate an IOVA uses the hardware IDs (`device_id` and `process_id`) to locate the Device-Context and the Process-Context. The Device-context and Process-context provide the root PPN of the page tables, `PSCID`, `GSCID`, and other control parameters that affect the address translation and protection process. When address translation caches ([Section 2.9](#)) are implemented, the translation process may use the `GSCID` and `PSCID` to associate the cached translations with their address spaces.

The process to translate an IOVA is as follows:

1. If `ddtp.iommu_mode == Off` then stop and report "All inbound transactions disallowed" (cause = 256).
2. If `ddtp.iommu_mode == Bare` and any of the following conditions hold then stop and report "Transaction type disallowed" (cause = 260); else go to step 21 with translated address same as the IOVA.
 - a. Transaction type is a Translated request (read, write/AMO, read-for-execute) or is a PCIe ATS Translation request.

3. If `capabilities.MSI_FLAT` is 0 then the IOMMU uses base-format device context. Let `DDI[0]` be `device_id[6:0]`, `DDI[1]` be `device_id[15:7]`, and `DDI[2]` be `device_id[23:16]`.
4. If `capabilities.MSI_FLAT` is 1 then the IOMMU uses extended-format device context. Let `DDI[0]` be `device_id[5:0]`, `DDI[1]` be `device_id[14:6]`, and `DDI[2]` be `device_id[23:15]`.
5. The `device_id` is wider than that supported by the IOMMU mode if any of the following conditions hold. If the following conditions hold then stop and report "Transaction type disallowed" (cause = 260).
 - a. `ddtp.iommu_mode` is 2LVL and `DDI[2]` is not 0
 - b. `ddtp.iommu_mode` is 1LVL and either `DDI[2]` is not 0 or `DDI[1]` is not 0
6. Use `device_id` to then locate the device-context (DC) as specified in [Section 2.4.1](#).
7. if any of the following conditions hold then stop and report "Transaction type disallowed" (cause = 260).
 - a. Transaction type is a Translated request (read, write/AMO, read-for-execute) or is a PCIe ATS Translation request and `DC.tc.EN_ATS` is 0.
 - b. Transaction has a valid `process_id` and `DC.tc.PDTV` is 0.
 - c. Transaction has a valid `process_id` and `DC.tc.PDTV` is 1 and the `process_id` is wider than supported by `pdtp.MODE`.
 - d. Transaction type is not supported by the IOMMU.
8. If request is a Translated request and `DC.tc.T2GPA` is 0 then the translation process is complete. Go to step 21.
9. If request is a Translated request and `DC.tc.T2GPA` is 1 then the IOVA is a GPA. Go to step 17 with following page table information:
 - a. Let `A` be the IOVA (the IOVA is a GPA).
 - b. Let `iosatp.MODE` be Bare
 - i. The `PSCID` value is not used when first-stage mode is Bare.
 - c. Let `iohgap` be value in `DC.iohgap` field
10. If `DC.tc.PDTV` is set to 0 then go to step 17 with the following page table information:
 - a. Let `iosatp.MODE` be value in `DC.fsc.MODE` field
 - b. Let `iosatp.PPN` be value in `DC.fsc.PPN` field
 - c. Let `PSCID` be value in `DC.ta.PSCID` field
 - d. Let `iohgap` be value in `DC.iohgap` field
 - e. If a G-stage page table is not active in the device-context (`DC.iohgap.mode` is Bare) then `iosatp` is a S-stage page-table else it is a VS-stage page table.
11. If `DPE` is 1 and there is no `process_id` associated with the transaction then let `process_id` be the default value of 0.
12. If `DPE` is 0 and there is no `process_id` associated with the transaction then then go to step 17 with the following page table information:
 - a. Let `iosatp.MODE` be Bare

- i. The **PSCID** value is not used when first-stage mode is **Bare**.
13. If **DC.fsc.pdtp.MODE = Bare** then go to step 17 with the following page table information:
 - a. Let **iosatp.MODE** be **Bare**
 - i. The **PSCID** value is not used when first-stage mode is **Bare**.
 - b. Let **iohgap** be value in **DC.iohgap** field
14. Locate the process-context (**PC**) as specified in [Section 2.4.2](#).
15. if any of the following conditions hold then stop and report "Transaction type disallowed" (cause = 260).
 - a. The transaction requests supervisor privilege but **PC.ta.ENS** is not set.
16. Go to step 17 with the following page table information:
 - a. Let **iosatp.MODE** be value in **PC.fsc.MODE** field
 - b. Let **iosatp.PPN** be value in **PC.fsc.PPN** field
 - c. Let **PSCID** be value in **PC.ta.PSCID** field
 - d. Let **iohgap** be value in **DC.iohgap** field
 - e. If a G-stage page table is not active in the device-context (**DC.iohgap.mode** is **Bare**) then **iosatp** is a S-stage page-table else it is a VS-stage page table.
17. If a G-stage page table is not active in the device-context then use the single stage address translation process specified in Section 4.3.2 of the RISC-V privileged specification. If a fault is detecting by the single stage address translation process then stop and report the fault.
18. If a G-stage page table is active in the device-context then use the two-stage address translation process specified in Section 8.5 of the RISC-V privileged specification to perform the VS-stage address translation to determine the GPA accessed by the transaction. If a fault is detecting by the two stage address translation process then stop and report the fault. If the translation process is completed then let **A** be the translated GPA.
19. If all of the following conditions hold then MSI address translations using MSI page tables is enabled and the transaction is eligible for MSI address translation and the MSI address translation process specified in [Section 2.4.3](#) is invoked. If the GPA **A** is determined to be not an MSI then the process continues at step 20. If a fault is detected by the MSI address translation process then stop and report the fault.
 - a. Address **A** is a 32-bit aligned address.
 - b. Transaction is a Translated 32-bit write, Untranslated 32-bit write, or is an ATS translation request.
 - c. **DC.msipdp.MODE != Bare** i.e., MSI address translation using MSI page tables is enabled.
20. If a G-stage page table is active in the device-context then use the G-stage address translation process specified in Section 8.5 of the RISC-V privileged specification to translate the GPA **A** to determine the SPA accessed by the transaction. If a fault is detecting by the two stage address translation process then stop and report the fault.
21. Translation process is complete

When the translation process reports a fault, and the request is a Untranslated request or a

Translated request, the IOMMU requests the IO bridge to abort the transaction. Guidelines for handling faulting transactions in the IO bridge are provided in [Section 7.3](#). The fault may be reported using the fault/event reporting mechanism and fault record formats specified in [Section 3.2](#).

If the fault was detected by a PCIe ATS Translation Request then the IOMMU may provide a PCIe protocol defined response instead of reporting fault to software or causing an abort. The handling of faulting PCIe ATS Translation Requests is specified in [Section 2.7](#).

2.4.1. Process to locate the Device-context

The process to locate the Device-context for transaction using its `device_id` is as follows:

1. Let `a` be `ddtp.PPN x 212` and let `i = LEVELS - 1`. When `ddtp.iommu_mode` is 3LVL, `LEVELS` is three. When `ddtp.iommu_mode` is 2LVL, `LEVELS` is two. When `ddtp.iommu_mode` is 1LVL, `LEVELS` is one.
2. If `i == 0` go to step 8.
3. Let `ddte` be value of eight bytes at address `a + DDI[i] x 8`. If accessing `ddte` violates a PMA or PMP check, then stop and report "DDT entry load access fault" (cause = 257).
4. If `ddte` access detects a data corruption (a.k.a. poisoned data), then stop and report "DDT data corruption" (cause = 268).
5. If `ddte.V == 0`, stop and report "DDT entry not valid" (cause = 258).
6. If if any bits or encoding that are reserved for future standard use are set within `ddte`, stop and report "DDT entry misconfigured" (cause = 259).
7. Let `i = i - 1` and let `a = ddte.PPN x 212`. Go to step 2.
8. Let `DC` be value of `DC_SIZE` bytes at address `a + DDI[0] * DC_SIZE`. If `capabilities.MSI_FLAT` is 1 then `DC_SIZE` is 64-bytes else it is 32-bytes. If accessing `DC` violates a PMA or PMP check, then stop and report "DDT entry load access fault" (cause = 257). If `DC` access detects a data corruption (a.k.a. poisoned data), then stop and report "DDT data corruption" (cause = 268).
9. If `DC.tc.V == 0`, stop and report "DDT entry not valid" (cause = 258).
10. If the `DC` is misconfigured as determined by rules outlined in [Section 2.1.4](#) then stop and report "DDT entry misconfigured" (cause = 259).
11. The device-context has been successfully located and may be cached.

2.4.2. Process to locate the Process-context

The device-context provides the PDT root page PPN (`pdtppn`). When `DC.iohgap.mode` is not Bare, `pdtppn` as well as `pdtte.PPN` are Guest Physical Addresses (GPA) which must be translated into Supervisor Physical Addresses (SPA) using the G-stage page table pointed to by `DC.iohgap`. The memory accesses to the PDT are treated as implicit read memory accesses by the G-stage page table.

The process to locate the Process-context for a transaction using its `process_id` is as follows:

1. Let `a` be `pdtppn x 212` and let `i = LEVELS - 1`. When `pdtppn.MODE` is PD20, `LEVELS` is three. When `pdtppn.MODE` is PD17, `LEVELS` is two. When `pdtppn.MODE` is PD8, `LEVELS` is one.
2. If `DC.iohgap.mode != Bare`, then `a` is a GPA. Invoke the process to translate `a` to a SPA as an

implicit memory access. If faults occur during G-stage address translation of **a** then stop and the fault detected by the G-stage address translation process. The translated **a** is used in subsequent steps.

3. If **i == 0** go to step 9.
4. Let **pdte** be value of eight bytes at address **a + PDI[i] x 8**. If accessing **pdte** violates a PMA or PMP check, then stop and report "PDT entry load access fault" (cause = 265).
5. If **pdte** access detects a data corruption (a.k.a. poisoned data), then stop and report "PDT data corruption" (cause = 269).
6. If **pdte.V == 0**, stop and report "PDT entry not valid" (cause = 266).
7. If if any bits or encoding that are reserved for future standard use are set within **pdte**, stop and report "PDT entry misconfigured" (cause = 267).
8. Let **i = i - 1** and let **a = pdte.PPN x 2¹²**. Go to step 2.
9. Let **PC** be value of 16-bytes at address **a + PDI[0] x 16**. If accessing **PC** violates a PMA or PMP check, then stop and report "PDT entry load access fault" (cause = 265). If **PC** access detects a data corruption (a.k.a. poisoned data), then stop and report "PDT data corruption" (cause = 269).
10. If **PC.ta.V == 0**, stop and report "PDT entry not valid" (cause = 266).
11. If the **PC** is misconfigured as determined by rules outlined in [Section 2.2.4](#) then stop and report "PDT entry misconfigured" (cause = 267).
12. The Process-context has been successfully located.

2.4.3. Process to translate addresses of MSIs

When an I/O device is configured directly by a guest operating system, MSIs from the device are expected to be targeted to virtual IMSICs within the guest OSs virtual machine, using guest physical addresses that are inappropriate and unsafe for the real machine. An IOMMU must recognize certain incoming writes from such devices as MSIs and convert them as needed for the real machine.

MSIs originating from a single device that require conversion are expected to have been configured at the device by a single guest OS running within one RISC-V virtual machine. Assuming the VM itself conforms to the Advanced Interrupt Architecture, MSIs are sent to virtual harts within the VM by writing to the memory-mapped registers of the interrupt files of virtual IMSICs. Each of these virtual interrupt files occupies a separate 4-KiB page in the VMs guest physical address space, the same as real interrupt files do in a real machines physical address space. A write to a guest physical address can thus be recognized as an MSI to a virtual hart if the write is to a page occupied by an interrupt file of a virtual IMSIC within the VM

When MSI address translation is supported ([capabilities.MSI_FLAT](#), [Section 5.3](#)), the process to identify a incoming 32-bit aligned **IOVA** from a device as a MSI address and translating the address using the MSI page table is as follows:

1. Let **A** be the 32-bit aligned **GPA**
2. Let **DC** be the device-context located using the **device_id** of the device using the process outlined in [Section 2.4.1](#).

3. Determine if the address **A** is an MSI address as specified in [Section 2.1.3.6](#).
4. If the address is not determined to be an MSI then stop this process and instead use the regular translation data structures to do the address translation.
5. Extract an interrupt file number **I** from **A** as **I = extract(A >> 12, DC.msi_addr_mask)**. The extract function here is similar to generic bit extract performed by RISC-V instruction **BEXT**, defined by the Zbs extension). The bit extract function **extract(x, y)** discards all bits from **x** whose matching bits in the same positions in the mask **y** are zeros, and packs the remaining bits from **x** contiguously at the least-significant end of the result, keeping the same bit order as **x** and filling any other bits at the most-significant end of the result with zeros. For example, if the bits of **x** and **y** are
 - **x = a b c d e f g h**
 - **y = 1 0 1 0 0 1 1 0**
 - then the value of **extract(x, y)** has bits **0 0 0 0 a c f g**.
6. Let **m** be **(DC.msippte.PPN x 2¹²)**.
7. Let **msippte** be the value of sixteen bytes at address **(m | (I x 16))**. If accessing **msippte** violates a PMA or PMP check, then stop and report "MSI PTE load access fault" (cause = 261).
8. If **msippte** access detects a data corruption (a.k.a. poisoned data), then stop and report "MSI PT data corruption" (cause = 270).
9. If **msippte.V == 0**, then stop and report "MSI PTE not valid" (cause = 262).
10. If **msippte.C == 1**, then further process is to interpret the PTE is implementation defined.
11. If **msippte.C == 0** then the process is outlined in subsequent steps.
12. If **msippte.W == 1** the PTE is write-through mode PTE and the translation process is as follows:
 - a. If any bits or encoding that are reserved for future standard use are set within **msippte**, stop and report "MSI PTE misconfigured" (cause = 263).
 - b. Compute the translated address as **msippte.PPN << 12 | A[11:0]**.
13. If **msippte.W == 0** the PTE is in MRIF mode and the translation process is as follows:
 - a. If **capabilities.MSI_MRIF == 0**, stop and report "MSI PTE misconfigured" (cause = 263).
 - b. If any bits or encoding that are reserved for future standard use are set within **msippte**, stop and report "MSI PTE misconfigured" (cause = 263).
 - c. If the transaction is a PCIe ATS translation request then return a Success response with R, W, and U bit set to 1. See [Section 2.7](#) for further details on this processing.
 - d. Let **D** be the 32-bit data associated with the write. The byte order of **D** is determined by bit 2 of **A**.
 - e. If bit 2 of **A** is 1, i.e. the MSI is in big-endian byte order. If big-endian MSIs are not supported by the IOMMU then stop and report "Transaction type disallowed" (cause = 260).
 - f. If **A[11:3]** or **D[31:11]** is not zero, then stop and report "Transaction type disallowed" (cause = 260).
 - g. If the IOMMU supports atomic memory operations (**capabilities.AMO** is 1, [Section 5.3](#)), then, in the destination MRIF (at address **msippte.MRIF_ADDR[55:9] * 512**), set the interrupt-pending

bit for interrupt identity **D** to 1 using an **AM00R** operation for atomic update.

- h. If the IOMMU does not support atomic memory operations then, in the destination MRIF (at address **msipte.MRIF_ADDR[55:9] * 512**), set the interrupt-pending bit for interrupt identity **D** to 1 using a non-atomic read-modify-write sequence.
- i. If accessing MRIF violates a PMA or PMP check, then stop and report "MRIF access fault" (cause = 264).
- j. If the MRIF access detects a data corruption (a.k.a poisoned data), then stop and report "MSI MRIF data corruption" (cause = 271).
- k. Zero-extend the 11-bit **(msipte.N10 << 10) | msipte.N90** value to 32 bits, and do a 32-bit write of this value in little-endian byte order to the address **msipte.NPPN << 12** (i.e., physical page number **NPPN**, page offset zero).
- l. The following rules must be followed to order the write to the destination MRIF and the write to the notice physical page number (**NPPN**):
 - i. All writes older than the incoming MSI that was transformed by this process must be globally visible before the write to the destination MRIF or to the **NPPN** becomes globally visible; unless protocol specific relaxation is allowed (e.g. PCIe relaxed ordering) or is not required.
 - ii. The write to destination MRIF must be globally visible before the write to **NPPN** becomes globally visible.

14. MSI address translation process is complete.

2.5. IOMMU updating of PTE accessed (A) and dirty (D) updates

When **capabilities.AM0** is 1, the IOMMU supports updating the A and D bits in PTEs atomically. When updating of A and D bits in G-stage PTEs is enabled (**DC.tc.GADE=1**) and/or updating of A and D bits in S/VS-stage PTEs is enabled (**DC.tc.SADE=1**) the following rules apply:

1. The A and/or D bit updates by the IOMMU must follow the rules specified by the Privileged specification for validity, permission checking, and atomicity.
2. The PTE update must be globally visible before a memory access using the translated address provided by the IOMMU becomes globally visible. Specifically, when a translated address is provided to a device in an ATS Translation completion, the PTE update must be globally visible before a memory access from the device using the translated address becomes globally visible.



The A and D bits are never cleared by the IOMMU. If the supervisor software does not rely on accessed and/or dirty bits, e.g. if it does not swap memory pages to secondary storage or if the pages are being used to map I/O space, it should set them to 1 in the PTE to improve performance.

2.6. Faults from virtual address translation process

Faults detected during the S-stage or two-stage address translation specified in the privileged

specification cause the IOVA translation process to stop and report the detected fault.

2.7. PCIe ATS translation request handling

ATS translation requests that encounter a configuration error results in a Completer Abort (CA) response to the requester. The following cause codes belong to this category:

- Instruction access fault (cause = 1)
- Read access fault (cause = 5)
- Write/AMO access fault (cause = 7)
- MSI PTE load access fault (cause = 261)
- MSI PTE misconfigured (cause = 263)
- PDT entry load access fault (cause = 265)
- PDT entry misconfigured (cause = 267)

If there is a permanent error or if ATS transactions are disabled then a Unsupported Request (UR) response is generated. The following cause codes belong to this category:

- All inbound transactions disallowed (cause = 256)
- DDT entry load access fault (cause = 257)
- DDT entry not valid (cause = 258)
- DDT entry misconfigured (cause = 259)
- Transaction type disallowed (cause = 260)

When translation could not be completed due to following causes a Success Response with R and W bits set to 0 is generated. No faults are logged in the fault queue on these error. The translated address returned with such completions is **UNSPECIFIED**.

- Instruction page fault (cause = 12)
- Read page fault (cause = 13)
- Write/AMO page fault (cause = 15)
- Instruction guest page fault (cause = 20)
- Read guest-page fault (cause = 21)
- Write/AMO guest-page fault (cause = 23)
- PDT entry not valid (cause = 266)
- MSI PTE not valid (cause = 262)

If the translation request has a PASID with "Privilege Mode Requested" field set to 0, or the request does not have a PASID then the request does not target privileged memory. If the U-bit that indicates if the memory is accessible to user mode is 0 then a Success response with R and W bits set to 0 is generated.

If the translation request has a PASID with "Privilege Mode Requested" field set to 1, then the request targets privileged memory. If the U-bit that indicates if the page is accessible to user mode is 1 and the SUM bit in **ta** field of the process-context is 0 then a Success response with R and W bits set to 0 is generated.

If the translation could be successfully completed but the requested permissions are not present (Execute requested but no execute permission; no-write not requested and no write permission; no read permission) then a Success response is returned with the denied permission (R, W or X) set to 0 and the other permission bits set to value determined from the page tables. The X permission is granted only if the R permission is also granted. Execute-only translations are not compatible with PCIe ATS as PCIe requires read permission to be granted if the execute permission is granted.

When a Success response is generated for a ATS translation request, no fault records are reported to software through the fault/event reporting mechanism; even when the response indicates no access was granted or some permissions were denied.

If the translation request has an address determined to be an MSI address using the rules defined by the [Section 2.1.3.6](#) but the MSI PTE is configured in MRIF mode then a Success response is generated with R, W, and U bit set to 1. The U bit being set to 1 in the response instructs the device that it must only use Untranslated requests to access the implied 4 KiB memory range.



When a MSI PTE is configured in MRIF mode, a MSI write with data value **D** requires the IOMMU to set the interrupt-pending bit for interrupt identity **D** in the MRIF. A translation request from a device to a GPA that is mapped through a MRIF mode MSI PTE is not eligible to receive a translated address. This is accomplished by setting "Untranslated Access Only" (U) field of the returned response to 1.

When a Success response is generated for a ATS translation request, the setting of the Priv, N, CXL.io, Global, and AMA fields is as follows:

- Priv field of the ATS translation completion is always set to 0 if the request does not have a PASID. When a PASID is present then the Priv field is set to the value in "Privilege Mode Requested" field as the permissions provided correspond to those the privilege mode indicate in the request.
- N field of the ATS translation completion is always set to 0. The device may use other means to determine if the No-snoop flag should be set in the translated requests.
- Global field is set to the value determined from the S/VS-stage page tables if translation could be successfully completed and the request had a PASID preset. In all other cases, including MSI address translations, this field is set to 0.
- If requesting device is not a CXL device then CXL.io is set to 0.
- If requesting device is a CXL type 1 or type 2 device
 - If the address is determined to be a MSI then the CXL.io bit is set to 1.
 - If the memory type, as determined by the Svpbmt extension, is NC or IO then the CXL.io bit is set to 1. If the memory type is PMA then the determination of the setting of this bit is **UNSPECIFIED**. If the Svpbmt extension is not supported then the setting of this bit is **UNSPECIFIED**.

- In all other cases the setting of this bit is **UNSPECIFIED**.
- The AMA field is by default set to 000b. The IOMMU may support an implementation specific method to provide other encodings.



The IO bridge may override the CXL.io bit in the ATS translation completion based on the PMA of the translated address. Other implementations may provide an implementation-defined method for determining PMA for the translated address to set the CXL.io bit.

2.8. PCIe ATS Page Request handling

To process a "Page Request" or "Stop Marker" message, the IOMMU first locates the device-context to determine if ATS and PRI are enabled for the requestor. If ATS and PRI are enabled, i.e. **EN_ATS** and **EN_PRI** are both set to 1, the IOMMU queues the message into an in-memory queue called the page-request-queue (**PQ**) (See [Section 3.3](#)). Following suitable processing of the "Page Request", a software handler may generate a "Page Request Group Response" message to the device.

When PRI is enabled for a device, the IOMMU may still be unable to report "Page Request" or "Stop Marker" messages through the **PQ** due to error conditions such as the queue being disabled, queue being full, or the IOMMU encountering access faults when attempting to access queue memory. These error conditions are specified in [Section 3.3](#).

If the **ddtp.iommu_mode** is **Bare** or is **Off**, then the IOMMU cannot locate a device-context for the requestor.

If **EN_PRI** is set to 0, or **EN_ATS** is set to 0, or if the IOMMU is unable to locate the **DC** to determine the **EN_PRI** configuration, or the request could not be queued into **PQ** then the IOMMU behavior depends on the type of "Page Request".

- If the "Page Request" does not require a response, i.e. the "Last Request in PRG" field of the message is set to 0, then such message are silently discarded. "Stop Marker" messages do not require a response and are always silently discarded on such errors.
- If the "Page Request" needs a response, then the IOMMU itself may generate a "Page Request Group Response" message to the device.

When the IOMMU generates the response, the status field of the response depends on the cause of the error.

The status is set to Response Failure if the following faults are encountered:

- **ddtp.iommu_mode** is **Off**
- DDT entry load access fault (cause = 257)
- DDT entry misconfigured (cause = 259)
- DDT entry not valid (cause = 258)
- Page-request queue is not enabled (**pqcsr.pqen == 0** or **pqcsr.pqon == 0**)
- Page-request queue encountered a memory access fault (**pqcsr.pqmf == 1**)

The status is set to Invalid Request if the following faults are encountered:

- `ddtp.iommu_mode` is Bare
- `EN_PRI` is set to 0

The status is set to Success if no other faults were encountered but the "Page Request" could not be queued due to the page-request queue being full (`pqh == pqt - 1`) or had a overflow (`pqcsr.pqof == 1`).



When SR-IOV VF is used as an unit of allocation, a hypervisor may disable page requests from one of the virtual functions by setting `EN_PRI` to 0. However the page-request interface is shared by the PF and all VFs. The IOMMU protocol specific logic classifies this condition (cause = 260) as a non-catastrophic failure, an Invalid Request, in its response to avoid the shared PRI in the device being disabled for all PFs/VFs.



A "Stop Marker" is encoded as a "Page Request" with a PASID but with the L, W, and R fields set to 1, 0, and 0 respectively.

For IOMMU generated "Page Request Group Response" messages that have status Invalid Request or Success, the PRG-response-PASID-required (`PRPR`) bit when set to 1 indicates that the IOMMU response message should include a PASID if the associated "Page Request" had a PASID.

For IOMMU generated "Page Request Group Response" with response code set to Response Failure, if the "Page Request" had a PASID then response is generated with a PASID.

No faults are logged in the fault queue for PCIe ATS "Page Request" messages for following conditions:

- Page-request queue is not enabled (`pqcsr.pqen == 0` or `pqcsr.pqon == 0`)
- Page-request queue encountered a memory access fault (`pqcsr.pqmf == 1`)
- "Page Request" could not be queued due to the page-request queue being full (`pqh == pqt - 1`) or had a overflow (`pqcsr.pqof == 1`).

2.9. Caching in-memory data structures

To speed up Direct Memory Access (DMA) translations, the IOMMU may make use of translation caches to hold entries from device-directory-table, process-directory-table, S/Vs and G-stage translation tables, MSI page tables. These caches are collectively referred to as the IOMMU Address Translation Caches (IOATC).

This specification does not allow the caching of S/Vs/G-stage PTEs whose `V` (valid) bit is clear, non-leaf DDT entries whose `V` (valid) bit is clear, Device-context whose `V` (valid) bit is clear, non-leaf PDT entries whose `V` (valid) bit is clear, Process-context whose `V` (valid) bit is clear, or MSI PTEs whose `V` bit is clear.

These IOATC do not observe modifications to the in-memory data structures using explicit loads and stores by RISC-V harts or by device DMA. Software must use the IOMMU commands to

invalidate the cached data structure entries using IOMMU commands to synchronize the IOMMU operations to observe updates to in-memory data structures. A simpler implementation may not implement IOATC for some or any of the in-memory data structures. The IOMMU commands may use one or more IDs to tag the cached entries to identify a specific entry or a group of entries.

Table 6. Identifiers used to tag IOATC entries

Data Structure cached	IDs used to tag entries	Invalidation command
Device Directory Table	<code>device_id</code>	<code>IODIR.INVALID_DDT</code>
Process Directory Table	<code>device_id</code> , <code>process_id</code>	<code>IODIR.INVALID_PDT</code>
VS-stage page tables	<code>GSCID</code> , <code>PSCID</code> , and IOVA	<code>IOTINVAL.VMA</code>
S-stage page tables	<code>PSCID</code> , and IOVA	<code>IOTINVAL.VMA</code>
G-stage page table	<code>GSCID</code> , <code>GPA</code>	<code>IOTINVAL.GVMA</code>
MSI page table	<code>GSCID</code> , <code>GPA</code>	<code>IOTINVAL.GVMA</code>

2.10. Updating in-memory data structure entries

The RISC-V memory model requires memory access from a hart to be single-copy atomic. When RV32 is implemented the size of a single-copy atomic memory access is up to 32-bits when RV64 is implemented the size of a single-copy atomic memory access is up to 64-bits. The size of a single-copy atomic memory access implemented by the IOMMU is `UNSPECIFIED` but is required to be at least 32-bits when the harts in the system implement RV32 and is required to be 64-bits when the harts in the system implement RV64.

The IOMMU data structure entries have a `V` bit that when set to 1 indicates that the entry is valid.

Software is allowed to make updates to a data structure entry that has the `V` bit set to 1. However, some rules as outlined below must be followed.

- It is generally unsafe for software to update fields of a valid data structure entry using a set of stores of width less than the minimal single-copy atomic memory access supported by an IOMMU as it is legal for an IOMMU to read the entry at any time, including when only some of the partial stores have taken effect.
- For an update to an IOMMU data structure entry to be atomic, software must use a single store of width equal to the minimal single-copy atomic memory access supported by an IOMMU.
- If the update to a field will make the field inconsistent with another field of the entry then software must first set `V` field to 0 and use the commands outlined in [Section 2.9](#) to invalidate any previous copies of that entry that may be in IOMMU caches before updating other fields of that entry.
- The IOMMU is not required to immediately observe the software update to an entry. Software must use the commands outlined in [Section 2.9](#) to invalidate any previous copies of that entry that may be in IOMMU caches to synchronize the updates to the entry with the operation of the IOMMU.



If a data structure entry is changed, the IOMMU may use the old value of the entry

or the new value of the entry and the choice is unpredictable till software uses the commands outlined in [Section 2.9](#) to invalidate any previous copies of that entry that may be in IOMMU caches to synchronize updates to the entry with the operation of the IOMMU. These are the only behaviors expected.

2.11. Endianness of in-memory data structures

The RISC-V memory model specifies byte-invariance for the entire address space. When mixed-endian mode of operation is supported, the IO bridge and the IOMMU must implement byte-invariant addressing such that a byte access to a given address accesses the same memory location in both little-endian and big-endian mode of operation.

The endianness of implicit memory access to in-memory data structures is determined by `fctl.BE` or by `DC.tc.SBE` as follows:

Table 7. Endianness of memory access to data structures

Data Structure	Controlled by
Device directory table	<code>fctl.BE</code>
G-stage page table	<code>fctl.BE</code>
MSI page table	<code>fctl.BE</code>
Process directory Table	<code>DC.tc.SBE</code>
S/VS-stage page table	<code>DC.tc.SBE</code>



The `PSCID` field of first-stage context, along with the `GSCID` (when two-stage address translation is active), identifies an address space. Configuring an identical `GSCID` and `PSCID` in two DC but with different `SBE` is not expected and if done may lead to the IOMMU interpreting a S/VS-stage PTE as big-endian or little-endian. These are the only behaviors are expected.



Software must use an appropriate software sequence to swap bytes as necessary to create a mutually agreed to data representation when sharing data with an IO agent that does not share its endianness. Software must use an LR/SC sequence to perform atomic operations in non-native endian format when the data shared with such IO agents must be accessed atomically.

Chapter 3. In-memory queue interface

Software and IOMMU interact using 3 in-memory queue data structures.

- A command-queue (**CQ**) used by software to queue commands to the IOMMU.
- A fault/event queue (**FQ**) used by IOMMU to bring faults and events to software attention.
- A page-request queue (**PQ**) used by IOMMU to report “Page Request” messages received from PCIe devices. This queue is supported if the IOMMU supports PCIe defined Page Request Interface.




Figure 31. IOMMU in-memory queues

Each queue is a circular buffer with a head controlled by the consumer of data from the queue and a tail controlled by the producer of data into the queue. IOMMU is the producer of records into **PQ** and **FQ** and controls the tail register. IOMMU is the consumer of commands produced by software into the **CQ** and controls the head register. The tail register holds the index into the queue where the next entry will be written by the producer. The head register holds the index into the queue where the consumer will read the next entry to process.

A queue is empty if the head is equal to the tail. A queue is full if the tail is one minus the head. The head and tail wrap around when they reach the end of the circular buffer.

The producer of data must ensure that the data written to queue and the tail update are ordered such that the consumer that observes an update to the tail register must also observe all data

produced into the queue between the offsets determined by the head and the tail.



All RISC-V IOMMU implementations are required to support in-memory queues located in main memory. Supporting in-memory queues in I/O memory is not required but is not prohibited by this specification.

3.1. Command-Queue (CQ)

Command queue is used by software to queue commands to be processed by the IOMMU. Each command is 16 bytes.

The PPN of the base of this in-memory queue and the size of the queue is configured into a memory-mapped register called command-queue base (**cqb**).

The tail of the command-queue resides in a software controlled read/write memory-mapped register called command-queue tail (**cqt**). The **cqt** is an index into the next command queue entry that software will write. Subsequent to writing the command(s), software advances the **cqt** by the count of the number of commands written.

The head of the command-queue resides in a read-only memory-mapped IOMMU controlled register called command-queue head (**cqh**). The **cqh** is an index into the command queue that IOMMU should process next. Subsequent to reading each command the IOMMU may advance the **cqh** by 1. If **cqh** == **cqt**, the command-queue is empty. If **cqt** == (**cqh** - 1) the command-queue is full.

IOMMU commands are grouped into a major command group determined by the **opcode** and within each group the **func3** field specifies the function invoked by that command. The **opcode** defines the format of the operand fields. One or more of those fields may be used by the specific function invoked. The **opcode** encodings 64 to 127 are designated for custom use.




Figure 32. Format of an IOMMU command


The commands are interpreted as two 64-bit doublewords. The byte order of each of the doublewords in memory, little-endian or big-endian, is the endianness as determined by **fctl.BE** (Section 5.4).

The following commands are supported:

Table 8. IOMMU command opcodes

opcode	Encoding	Description
IOTINVAL	1	IOMMU page-table cache invalidation commands.
IOFENCE	2	IOMMU command-queue fence commands.
IOTDIR	3	IOMMU directory cache invalidation commands.
ATS	4	IOMMU PCIe ATS commands.

3.1.1. IOMMU Page-Table cache invalidation commands



IOMMU operations cause implicit reads to PDT, S/VS-stage and G-stage page tables. To reduce latency of such reads, the IOMMU may cache entries from the S/VS-stage and/or G-stage page tables in the IOMMU-address-translation-cache (IOATC). These caches may not observe modifications performed by software to these data structures in memory.

The IOMMU translation-table cache invalidation commands, **IOTINVAL.VMA** and **IOTINVAL.GVMA** synchronize updates to in-memory S/VS-stage and G-stage page table data structures respectively with the operation of the IOMMU and invalidate the matching IOATC entries.

The **GV** operand indicates if the Guest-Soft-Context ID (**GSCID**) operand is valid. The **PSCV** operand indicates if the Process Soft-Context ID (**PSCID**) operand is valid. Setting **PSCV** to 1 is allowed only for **IOTINVAL.VMA**. The **AV** operand indicates if the address (**ADDR**) operand is valid. When **GV** is 0, the translations associated with the host (i.e. those where the G-stage translation is not active) are operated on.

IOTINVAL.VMA ensures that previous stores made to the S/VS-stage page tables by the harts are observed by the IOMMU before all subsequent implicit reads from IOMMU to the corresponding S/VS-stage page tables.

Table 9. **IOTINVAL.VMA** operands and operations

GV	AV	PSCV	Operation
0	0	0	Invalidates all address-translation cache entries, including those that contain global mappings, for all host address spaces.
0	0	1	Invalidates all address-translation cache entries for the host address space identified by PSCID operand, except for entries containing global mappings.
0	1	0	Invalidates all address-translation cache entries that contain S-stage leaf page table entries, including those that contain global mappings, corresponding to the IOVA in ADDR operand, for all host address spaces.

GV	AV	PSCV	Operation
0	1	1	Invalidates all address-translation cache entries that contain S-stage leaf page table entries corresponding to the IOVA in ADDR operand and that match the host address space identified by PSCID operand, except for entries containing global mappings.
1	0	0	Invalidates all address-translation cache entries, including those that contain global mappings, for all VM address spaces associated with GSCID operand.
1	0	1	Invalidates all address-translation cache entries for the for the VM address space identified by PSCID and GSCID operands, except for entries containing global mappings.
1	1	0	Invalidates all address-translation cache entries that contain VS-stage leaf page table entries, including those that contain global mappings, corresponding to the IOVA in ADDR operand, for all VM address spaces associated with the GSCID operand.
1	1	1	Invalidates all address-translation cache entries that contain VS-stage leaf page table entries corresponding to the IOVA in ADDR operand, for the VM address space identified by PSCID and GSCID operands, except for entries containing global mappings.

IOTINVAL.GVMA ensures that previous stores made to the G-stage page tables are observed before all subsequent implicit reads from IOMMU to the corresponding G-stage page tables. Setting **PSCV** to 1 with **IOTINVAL.GVMA** is illegal.

Table 10. **IOTINVAL.GVMA** operands and operations

GV	AV	Operation
0	n/a	Invalidates information cached from any level of the G-stage page table, for all VM address spaces.
1	0	Invalidates information cached from any level of the G-stage page tables, but only for VM address spaces identified by the GSCID operand.
1	1	Invalidates information cached from leaf G-stage page table entries corresponding to the guest-physical-address in ADDR operand, for only for VM address spaces identified GSCID operand.



Conceptually, an implementation might contain two address-translation caches: one that maps guest virtual addresses to guest physical addresses, and another that maps guest physical addresses to supervisor physical addresses. **IOTINVAL.GVMA** need not invalidate the former cache, but it must invalidate entries from the latter

cache that match the **IOTINVAL.GVMA** address and **GSCID** operands.

More commonly, implementations contain address-translation caches that map guest virtual addresses directly to supervisor physical addresses, removing a level of indirection. For such implementations, any entry whose guest virtual address maps to a guest physical address that matches the **IOTINVAL.GVMA** address and **GSCID** arguments must be invalidated. Selectively invalidating entries in this fashion requires tagging them with the guest physical address, which is costly, and so a common technique is to invalidate all entries that match the **GSCID** argument, regardless of the address argument.

Simpler implementations may ignore the operand of **IOTINVAL.VMA** and/or **IOTINVAL.GVMA** and always perform a global invalidation of all address-translation entries.


A consequence of this specification is that an implementation may use any translation for an address that was valid at any time since the most recent **IOTINVAL** that subsumes that address. In particular, if a leaf PTE is modified but a subsuming **IOTINVAL** is not executed, either the old translation or the new translation will be used, but the choice is unpredictable. The behavior is otherwise well-defined.+



In a conventional TLB design, it is possible for multiple entries to match a single address if, for example, a page is upgraded to a superpage without first clearing the original non-leaf PTE's valid bit and executing an **IOTINVA.VMA** or **IOTINVAL.GVMA** as applicable with **AV=0**. In this case, a similar remark applies: it is unpredictable whether the old non-leaf PTE or the new leaf PTE is used, but the behavior is otherwise well defined.+

Another consequence of this specification is that it is generally unsafe to update a PTE using a set of stores of a width less than the width of the PTE, as it is legal for the implementation to read the PTE at any time, including when only some of the partial stores have taken effect.

3.1.2. IOMMU Command-queue Fence commands



The IOMMU fetches commands from the CQ in order but the IOMMU may execute the fetched commands out of order. The IOMMU advancing **cqh** is not a guarantee that the commands fetched by the IOMMU have been executed or committed.

A **IOFENCE.C** command completion, as determined by **cqh** advancing past the index of the **IOFENCE.C** command in the CQ, guarantees that all previous commands fetched from the CQ have been completed and committed.

If the `IOFENCE.C` times out waiting on completion of previous commands that are specified to have a timeout, then the `cmd_to` bit in `cqcsr` Section 5.15 is set to signal this condition. The `cqh` holds the index of the `IOFENCE.C` that timed out and all previous commands that are not specified to have a timeout have been completed and committed.



In this version of the specification, only the `ATS.INVALID` command is specified to have a timeout.

The commands may be used to order memory accesses from I/O devices connected to the IOMMU as viewed by the IOMMU, other RISC-V harts, and external devices or co-processors.

The `PR` bit, when set to 1, can be used to request that the IOMMU ensure that all previous read requests from devices that have already been processed by the IOMMU be committed to a global ordering point such that they can be observed by all RISC-V harts and IOMMUs in the machine.

The `PW` bit, when set to 1, can be used to request that the IOMMU ensure that all previous write requests from devices that have already been processed by the IOMMU be committed to a global ordering point such that they can be observed by all RISC-V harts and IOMMUs in the machine.

The wire-signaled-interrupts (`WSI`) bit when set to 1 causes a wired-interrupt from the command queue to be generated (by setting `cqcsr.fence_w_ip` - Section 5.15) on completion of `IOFENCE.C`. This bit is reserved if the IOMMU does not support wired-interrupts or wired-interrupts have not been enabled (i.e., `fctl.WSI == 0`).

Software should ensure that all previous read and writes processed by the IOMMU have been committed to a global ordering point before reclaiming memory that was previously made accessible to a device. A safe sequence for such memory reclamation is to first update the page tables to disallow access to the memory from the device and then use the `IOTINVAL.VMA` or `IOTINVAL.GVMA` appropriately to synchronize the IOMMU with the update to the page table. As part of the synchronization if the memory reclaimed was previously made read accessible to the device then request ordering of all previous reads; else if the memory reclaimed was previously made write accessible to the device then request ordering of all previous reads and writes. Ordering previous reads may be required if the reclaimed memory will be used to hold data that must not be made visible to the device.



The `IOFENCE.C` with `PR` and/or `PW` set to 1 only ensures that requests that have been already processed by the IOMMU are committed to the global ordering point. Software must perform an interconnect specific fence action if there is a need to ensure that all in-flight requests from a device that have not yet been processed by the IOMMU are observed. For PCIe, for example, a completion from device in response to a read from the device memory has the property of ensuring that previous posted writes are observed by the IOMMU as completions may not pass previous posted writes.

The ordering guarantees are made for accesses to main-memory. For accesses to I/O memory, the ordering guarantees are implementation and I/O protocol defined.


Simpler implementations may unconditionally order all previous memory accesses globally.

The **AV** command operand indicates if **ADDR[63:2]** operand and **DATA** operands are valid. If **AV=1**, the IOMMU writes **DATA** to memory at a 4-byte aligned address **ADDR[63:2] * 4** as a 4-byte store.



Software may configure the **ADDR[63:2]** command operand to specify the address of the **seteipnum_le/seteipnum_be** register in an IMSIC to cause an external interrupt notification on **IOFENCE.C** completion. Alternatively, software may program **ADDR[63:2]** to a memory location and use **IOFENCE.C** to set a flag in memory indicating command completion.

3.1.3. IOMMU directory cache invalidation commands



IOMMU operations cause implicit reads to DDT and/or PDT. To reduce latency of such reads, the IOMMU may cache entries from the DDT and/or PDT in IOMMU directory caches. These caches may not observe modifications performed by software to these data structures in memory.

The IOMMU DDT cache invalidation command, **IODIR.INVAL_DDT** synchronize updates to DDT with the operation of the IOMMU and flushes the matching cached entries.

The IOMMU PDT cache invalidation command, **IODIR.INVAL_PDT** synchronize updates to PDT with the operation of the IOMMU and flushes the matching cached entries.

The **DV** operand indicates if the device ID (**DID**) operand is valid. The **DV** operand must be 1 for **IODIR.INVAL_PDT**.

IODIR.INVAL_DDT guarantees that any previous stores made by a RISC-V hart to the DDT are observed before all subsequent implicit reads from IOMMU to DDT. If **DV** is 0, then the command invalidates all DDT and PDT entries cached for all devices. If **DV** is 1, then the command invalidates cached leaf level DDT entry for the device identified by **DID** operand and all associated PDT entries. The **PID** operand is reserved for **IODIR.INVAL_DDT**.

IODIR.INVAL_PDT guarantees that any previous stores made by a RISC-V hart to the PDT are observed before all subsequent implicit reads from IOMMU to PDT. The command invalidates cached leaf PDT entry for the specified **PID** and **DID**.



Some fields in the Device-context or Process-context may be guest-physical addresses. An implementation when caching the device-context or process-context


may cache these fields after translating them to a supervisor physical address. Other implementations may cache them as guest-physical addresses itself and translate them to a supervisor physical address using a G-stage page table just prior to accessing memory referenced by these addresses.

If G-stage page table used for these translations are modified, software must issue the appropriate **IODIR** command as some implementations may choose to cache the translated supervisor physical address pointer in the IOMMU directory caches.

IOTINVAL command has no effect on the IOMMU directory caches.

3.1.4. IOMMU PCIe ATS commands

This command is supported if **capabilities.ATS** is set to 1.



The **ATS.INVALID** command instructs the IOMMU to send a “Invalidation Request” message to the PCIe device function identified by **RID**. An “Invalidation Request” message is used to clear a specific subset of the address range from the address translation cache in a device function. The **ATS.INVALID** command completes when an “Invalidation Completion” response message is received from the device or a protocol defined timeout occurs while waiting for a response. The IOMMU may advance the **cqh** and fetch more commands from CQ while a response is awaited. If a timeout occurs, it is reported by a subsequent **IOFENCE.C** command is executed.



Software that needs to know if the invalidation operation completed on the device may use the IOMMU command-queue fence command (**IOFENCE.C**) to wait for the responses to all prior “Invalidation Request” messages. The **IOFENCE.C** is guaranteed to not complete before all previously fetched commands were executed and completed. A previously fetched ATS command to invalidate device ATC does not complete till either the request times out or a valid response is received from the device.

If one or more ATS invalidation commands preceding the **IOFENCE.C** have timed out, then software may make the CQ operational again and resubmit the invalidation commands that may have timed out. If the **ATS.INVALID** commands queued before the **IOFENCE.C** were directed at multiple devices then software may resubmit these commands as **ATS.INVALID** and **IOFENCE.C** pairs to identify the device caused the timeout.

The **ATS.PRGR** command instructs the IOMMU to send a “Page Request Group Response” message to

the PCIe device function identified by the **RID**. The “Page Request Group Response” message is used by system hardware and/or software to communicate with the device functions page-request interface to signal completion of a “Page Request”, or the catastrophic failure of the interface.

If the **PV** operand is set to 1, the message is generated with a PASID with the PASID field set to the **PID** operand.

The **PAYLOAD** operand of the command is used to form the message body and its fields are as specified by the PCIe specification. The **PAYLOAD** field is formatted as follows:




Figure 33. **PAYLOAD** of an **ATS.INVALID** command




Figure 34. **PAYLOAD** of an **ATS.PRGR** command

If the **DSV** operand is 1, then a valid destination segment number is specified by the **DSEG** operand.



A Hierarchy is a PCI Express I/O interconnect topology, wherein the Configuration Space addresses, referred to as the tuple of Bus/Device/Function Numbers, are unique. In some contexts, a Hierarchy is also called a Segment, and in Flit Mode, the Segment number is sometimes included in the ID of a Function.

3.2. Fault/Event-Queue (**FQ**)

Fault/Event queue is an in-memory queue data structure used to report events and faults raised when processing transactions. Each fault record is 32 bytes.

The PPN of the base of this in-memory queue and the size of the queue is configured into a memory-mapped register called fault-queue base (**fqb**).

The tail of the fault-queue resides in a IOMMU controlled read-only memory-mapped register called **fqt**. The **fqt** is an index into the next fault record that IOMMU will write in the fault-queue. Subsequent to writing the record, the IOMMU advances the **fqt** by 1. The head of the fault-queue resides in a read/write memory-mapped software controlled register called **fqh**. The **fqh** is an index into the next fault record that SW should process next. Subsequent to processing fault record(s) software advances the **fqh** by the count of the number of fault records processed. If **fqh** == **fqt**, the fault-queue is empty. If **fqt** == (**fqh** - 1) the fault-queue is full.

The fault records are interpreted as four 64-bit doublewords. The byte order of each of the doublewords in memory, little-endian or big-endian, is the endianness as determined by **fctl.BE** (Section 5.4).




Figure 35. Fault-queue record

The **CAUSE** is a code indicating the cause of the fault/event.

Table 11. Fault record **CAUSE** field encodings

CAUSE	Description	Reported if DTF is 1?
1	Instruction access fault	No
4	Read address misaligned	No
5	Read access fault	No
6	Write/AMO address misaligned	No
7	Write/AMO access fault	No
12	Instruction page fault	No
13	Read page fault	No
15	Write/AMO page fault	No
20	Instruction guest page fault	No
21	Read guest-page fault	No
23	Write/AMO guest-page fault	No
256	All inbound transactions disallowed	Yes
257	DDT entry load access fault	Yes
258	DDT entry not valid	Yes
259	DDT entry misconfigured	Yes
260	Transaction type disallowed	No
261	MSI PTE load access fault	No
262	MSI PTE not valid	No
263	MSI PTE misconfigured	No
264	MRIF access fault	No

CAUSE	Description	Reported if DTF is 1?
265	PDT entry load access fault	No
266	PDT entry not valid	No
267	PDT entry misconfigured	No
268	DDT data corruption	No
269	PDT data corruption	No
270	MSI PT data corruption	No
271	MSI MRIF data corruption	No
272	Internal data path error	No
273	IOMMU MSI write access fault	Yes

The **TTYP** field reports inbound transaction type.

Table 12. Fault record **TTYP** field encodings

TTYP	Description
0	None. Fault not caused by an inbound transaction.
1	Untranslated read for execute transaction
2	Untranslated read transaction
3	Untranslated write/AMO transaction
4	Translated read for execute transaction
5	Translated read transaction
6	Translated write/AMO transaction
7	PCIe ATS Translation Request
8	Message Request
9 - 15	Reserved
16 - 31	Designated for custom use

If the **TTYP** is a transaction with an IOVA then its reported in **iotval**. If the **TTYP** is a message request then the message code is reported in **iotval**. If **TTYP** is 0, then the value reported in **iotval** and **iotval2** fields is as defined by the **CAUSE**.

DID holds the **device_id** of the transaction. If **PV** is 0, then **PID** and **PRIV** are 0. If **PV** is 1, the **PID** holds a **process_id** of the transaction and if the privilege of the transaction was Supervisor then **PRIV** bit is 1 else its 0. The **DID**, **PV**, **PID**, and **PRIV** fields are 0 if **TTYP** is 0.

If the **CAUSE** is a guest-page fault then bits 63:2 of the zero-extended guest-physical-address are reported in **iotval2**[63:2]. If bit 0 of **iotval2** is 1, then guest-page-fault was caused by an implicit memory access for VS-stage address translation. If bit 0 of **iotval2** is 1, and the implicit access was a write then bit 1 of **iotval2** is set to 1 else it is set to 0.



The bit 1 of `iotval2` is set for the case where the implementation supports hardware updating of A/D bits and the implicit memory access was attempted to automatically update A and/or D in VS-stage page tables. All other implicit memory accesses for VS-stage address translation will be reads. If the hardware updating of A/D bits is not implemented, the *write* case will never arise.

When the G-stage is active, the memory accesses for reading PDT entries to locate the Process-context are implicit memory accesses for VS-stage address translation. If a guest-page fault was caused by implicit memory access to read PDT entries, then the bit 0 of `iotval2` is reported as 1 and the bit 1 as 0.

The IOMMU may be unable to report faults through the fault-queue due to error conditions such as the fault-queue being full or the IOMMU encountering access faults when attempting to access the queue memory. A memory-mapped fault control and status register (`fqcsr`) holds information about such faults. If the fault-queue full condition is detected the IOMMU sets a fault-queue overflow (`fqof`) bit in `fqcsr`. If the IOMMU encounters a fault in accessing the fault-queue memory, the IOMMU sets a fault-queue memory access fault (`fqmfa`) bit in `fqcsr`. While either error bits are set in `fqcsr`, the IOMMU discards the record that led to the fault and all further fault records. When an error bit in the `fqcsr` changes state from 0 to 1 or when a new fault record is produced in the fault-queue, fault interrupt pending (`fip`) bit is set in the `fqcsr`.

The IOMMU may identify multiple requests as having detected an identical fault. In such cases the IOMMU may report each of those faults individually, or report the the fault for a subset, including one, of requests.

3.3. Page-Request-Queue (PQ)

Page-request queue is an in-memory queue data structure used to report PCIe ATS "Page Request" and "Stop Marker" messages to software. The base PPN of this in-memory queue and the size of the queue is configured into a memory-mapped register called page-request queue base (`pqb`). Each Page-Request record is 16 bytes.

The tail of the queue resides in a IOMMU controlled read-only memory-mapped register called `pqt`. The `pqt` holds an index into the queue where the next page-request message will be written by the IOMMU. Subsequent to writing the message, the IOMMU advances the `pqt` by 1.

The head of the queue resides in a software controlled read/write memory-mapped register called `pqh`. The `pqh` holds an index into the queue where the next page-request message will be received by software. Subsequent to processing the message(s) software advances the `pqh` by the count of the number of messages processed.

If `pqh == pqt`, the page-request queue is empty.

If `pqt == (pqh - 1)` the page-request queue is full.

The IOMMU may be unable to report "Page Request" messages through the queue due to error conditions such as the queue being disabled, queue being full, or the IOMMU encountering access faults when attempting to access queue memory. A memory-mapped page-request queue control and status register (`pqcsr`) is used to hold information about such faults. On a page queue full

condition the page-request-queue overflow (**pqof**) bit is set in **pqcsr**. If the IOMMU encountered a fault in accessing the queue memory, page-request-queue memory access fault (**pqmf**) bit in **pqcsr**. While either error bits are set in **pqcsr**, the IOMMU discards all subsequent "Page Request" messages; including the message that caused the error bits to be set. "Page request" messages that do not require a response, i.e. those with the "Last Request in PRG" field is 0, are silently discarded. "Page request" messages that require a response, i.e. those with "Last Request in PRG" field set to 1 and are not Stop Marker messages, may be auto-completed by an IOMMU generated "Page Request Group Response" message as specified in [Section 2.8](#).

When an error bit in the **pqcsr** changes state from 0 to 1 or when a new message is produced in the queue, page-request-queue interrupt pending (**pip**) bit is set in the **pqcsr**.




Figure 36. Page-request-queue record

The **DID** field holds the requester ID from the message. The **PID** field is valid if **PV** is 1 and reports the PASID from message. **PRIV** is set to 0 if the message did not have a PASID, otherwise it holds the "Privilege Mode Requested" bit from the TLP. **X** bit is set to 0 if the message did not have a PASID, otherwise it reports the "Execute Requested" bit from the TLP. All other fields are set to 0. The payload of the "Page Request" message (bytes 0x08 through 0x0F of the message) is held in the **PAYLOAD** field.

The page-request-queue records are interpreted as two 64-bit doublewords. The byte order of each of the doublewords in memory, little-endian or big-endian, is the endianness as determined by **ctl.BE** ([Section 5.4](#)).

The **PAYLOAD** holds the message body and its fields are as specified by the PCIe specification. The **PAYLOAD** field is formatted as follows:




Figure 37. **PAYLOAD** of a "Page request" message

Chapter 4. Debug support

To support software debug, the IOMMU may provide an optional register interface that may be used by software to request IOMMU to perform an address translation. The IOMMU supports this capability when `capabilities.DBG` is 1. The interface consists of two set of registers; translation-request registers that are used by software to program an IOVA and other inputs needed by the process to translate an IOVA (Section 2.4) as an Untranslated Request. The result of the translation, if the process completes successfully, is reported to through the translation-response registers. If the process stops due to faults then the faults are reported normally in the fault-queue and the translation-response registers updated with a failure indicator. If the IOVA is determined to be an MSI (Section 2.1.3.6) and the corresponding MSI PTE is in MRIF mode, then the process stops and reports a "Transaction type disallowed" (cause = 260) fault.

When the process to translate an IOVA is invoked for this purpose, the IOMMU must not cache S/VS-stage PTEs, G-stage PTEs, DDT entries, PDT entries, or MSI PTEs accessed for the translation process in the IOATC. The IOMMU is allowed to use any PTEs or directory structure entries that may already be cached in the IOATC. The IOMMU may update the Accessed (A) and/or Dirty (D) bits in the PTEs used for the translation process if supported by the IOMMU. When the IOMMU implements a HPM, the HPM counters may be updated normally by the IOMMU. For the purpose of counting in the HPM, these requests are treated as Untranslated Requests.

The translation-request interface consists of following 64-bit WARL registers:

- `tr_req_iova` (Section 5.25)
- `tr_req_ctl` (Section 5.26)

The translation-response interface consists of a single 64-bit RO register `tr_response` (Section 5.27)

To request a translation, the `tr_req_iova` register is written first with the desired IOVA and the `tr_req_ctl` register is written next. The 'Go/Busy' bit is set in `tr_req_ctl` to indicate a valid request in the registers. The `Go/Busy` bit is a read-write-sticky (RWS) bit that once set cannot be cleared by writing the register. The `Go/Busy` bit will be cleared to 0 by the IOMMU when the process completes (successfully or due to encountering a fault). When `Go/Busy` bit goes from 1 to 0, a response in valid in the `tr_response` register.

The IOMMU behavior is `UNSPECIFIED` if:

- The `tr_req_iova` or `tr_req_ctl` are modified when the `Go/Busy` bit is 1.
- IOMMU configurations such as `ddtp.iommu_mode`, etc. are modified.

The time to complete a translation request through this debug interface is `UNSPECIFIED` but is required to be finite. If the IOMMU is serving translation requests from the IO bridge when a request is made through this register interface then the time to complete the request may be longer than when the IOMMU is otherwise idle.



The debug interface is optional but recommended to be implemented to aid software debug and to implement architectural compliance tests.

Chapter 5. Memory-mapped register interface

The IOMMU provides a memory-mapped programming interface. The memory-mapped registers of each IOMMU are located within a naturally aligned 4-KiB region (a page) of physical address space.

The IOMMU behavior for register accesses where the address is not aligned to the size of the access, or if the access spans multiple registers, or if the size of the access is not 4 bytes or 8 bytes, is **UNSPECIFIED**. The atomicity of access to a 8 byte register is **UNSPECIFIED**. The implementation may observe the 8 byte access as two 4 byte accesses. A 4 byte access to an IOMMU register must be single-copy atomic.



If an implementation may observe a 8 byte register access as two 4 byte accesses then such implementations must preserve the semantics of the 8 byte access and must cause any side effects only after both accesses have been observed.

The IOMMU registers have little-endian byte order (even for systems where all harts are big-endian-only).



Big-endian-configured harts that make use of an IOMMU are expected to implement the **REV8** byte-reversal instruction defined by the Zbb extension. If **REV8** is not implemented, then endianness conversion may be implemented using a sequence of instructions.

If a register is optional, as determined by the corresponding **capabilities** register bit being 0, then a read from the memory mapped register offset of the register returns 0 and writes to that offset are ignored.

5.1. Register layout

Table 13. IOMMU Memory-mapped register layout

Offset	Name	Size	Description	Is Optional?
0	capabilities	8	Capabilities of the IOMMU	No
8	fctl	4	Features control	No
12	<i>custom</i>	4	Designated For custom use	
16	ddtp	8	Device directory table pointer	No
24	cqb	8	Command-queue base	No
32	cqh	4	Command-queue head	No
36	cqt	4	Command-queue tail	No
40	fqb	8	Fault-queue base	No
48	fqh	4	Fault-queue head	No
52	fmt	4	Fault-queue tail	No

Offset	Name	Size	Description	Is Optional?
56	<code>pqb</code>	8	Page-request-queue base	if <code>capabilities.ATS==0</code>
64	<code>pqh</code>	4	Page-request-queue head	if <code>capabilities.ATS==0</code>
68	<code>pqt</code>	4	Page-request-queue tail	if <code>capabilities.ATS==0</code>
72	<code>cqcsr</code>	4	Command-queue CSR	No
76	<code>fqcsr</code>	4	Fault-queue CSR	No
80	<code>pqcsr</code>	4	Page-request-queue CSR	if <code>capabilities.ATS==0</code>
84	<code>ipsr</code>	4	Interrupt pending status register	No
88	<code>iocntovf</code>	4	HPM counter overflows	if <code>capabilities.HPM==0</code>
92	<code>iocntinh</code>	4	HPM counter inhibits	if <code>capabilities.HPM==0</code>
96	<code>iohpmcycles</code>	8	HPM cycles counter	if <code>capabilities.HPM==0</code>
104	<code>iohpmctr1-31</code>	248	HPM event counters	if <code>capabilities.HPM==0</code>
352	<code>iohpmevt1-31</code>	248	HPM event selector	if <code>capabilities.HPM==0</code>
600	<code>tr_req_iova</code>	8	Translation-request IOVA	if <code>capabilities.DBG==0</code>
608	<code>tr_req_ctl</code>	8	Translation-request control	if <code>capabilities.DBG==0</code>
616	<code>tr_response</code>	8	Translation-request response	if <code>capabilities.DBG==0</code>
624	Reserved	64	Reserved for future use (WPRI)	
688	<i>custom</i>	72	<i>Designated for custom use (WARL)</i>	
760	<code>icvec</code>	4	Interrupt cause to vector register	No
768	<code>msi_cfg_tbl</code>	256	MSI Configuration Table	if <code>capabilities.IGS==WSI</code>
1024	Reserved	3072	Reserved for standard use	

5.2. Reset behavior

The reset value is 0 for the following registers/fields.

- `fctl`
- `cqcsr`
- `fqcsr`
- `pqcsr`

Reset value for `ddtp.iommu_mode` field must be either **Off** or **Bare**. The reset value for `ddtp.busy` field must be 0.

Reset value for `tr_req_ctl.Go/Busy` field must be 0.

After a reset the caches ([Section 2.9](#)) must have no valid entries.



The reset value for the `iommu_mode` is recommended to be **Off**.

Reset value is **UNSPECIFIED** for all other registers and/or fields.

5.3. IOMMU capabilities (**capabilities**)

The **capabilities** register is a read-only register reporting features supported by the IOMMU. Each field if not clear indicates presence of that feature in the IOMMU. At reset, the register shall contain the IOMMU supported features.

63								56
				custom				
55								48
				reserved				
47							41	40
				reserved				PD20
39	38	37						32
PD17	PD8				PAS			
31	30	29	28	27	26	25	24	
DBG	HPM		IGS	END	T2GPA	ATS	AMO	
23	22	21	20	19	18	17	16	
MSI_MRIF	MSI_FLAT		reserved	Sv57x4	Sv48x4	Sv39x4	Sv32x4	
15	14	13	12	11	10	9	8	
Svpbmt	Svnapot		reserved	Sv57	Sv48	Sv39	Sv32	
7								0
				version				

Figure 38. IOMMU capabilities register fields

Bits	Field	Attribute	Description
7:0	version	RO	The version field holds the version of the specification implemented by the IOMMU. The low nibble is used to hold the minor version of the specification and the upper nibble is used to hold the major version of the specification. For example, an implementation that supports version 1.0 of the specification reports 0x10.
8	Sv32	RO	Page-based 32-bit virtual addressing is supported.
9	Sv39	RO	Page-based 39-bit virtual addressing is supported.
10	Sv48	RO	Page-based 48-bit virtual addressing is supported. When Sv48 field is set, Sv39 field must be set.
11	Sv57	RO	Page-based 57-bit virtual addressing is supported. When Sv57 field is set, Sv48 field must be set.
13:12	reserved	RO	Reserved for standard use.
14	Svnapot	RO	NAPOT translation contiguity.
15	Svpbmt	RO	Page-based memory types.
16	Sv32x4	RO	Page-based 34-bit virtual addressing for G-stage translation is supported.

Bits	Field	Attribute	Description															
17	Sv39x4	RO	Page-based 41-bit virtual addressing for G-stage translation is supported.															
18	Sv48x4	RO	Page-based 50-bit virtual addressing for G-stage translation is supported.															
19	Sv57x4	RO	Page-based 59-bit virtual addressing for G-stage translation is supported.															
21:20	reserved	RO	Reserved for standard use.															
22	MSI_FLAT	RO	MSI address translation using Write-through mode MSI PTE is supported.															
23	MSI_MRIF	RO	MSI address translation using MRIF mode MSI PTE is supported.															
24	AMO	RO	Atomic updates to MRIF and PTE accessed (A) and dirty (D) bit is supported.															
25	ATS	RO	PCIe Address Translation Services (ATS) and page-request interface (PRI) is supported.															
26	T2GPA	RO	Returning guest-physical-address in ATS translation completions is supported.															
27	END	RO	When 0, IOMMU supports one endianness (either little or big). When 1, IOMMU supports both endianness. The endianness is defined in fctl register.															
29:28	IGS	RO	IOMMU interrupt generation support. <table><tr><th>Value</th><th>Name</th><th>Description</th></tr><tr><td>0</td><td>MSI</td><td>IOMMU supports only message- signaled-interrupt generation.</td></tr><tr><td>1</td><td>WSI</td><td>IOMMU supports only wire-signaled-interrupt generation.</td></tr><tr><td>2</td><td>BOTH</td><td>IOMMU supports both MSI and WSI generation. The interrupt generation method must be defined in fctl register.</td></tr><tr><td>3</td><td>0</td><td>Reserved for standard use</td></tr></table>	Value	Name	Description	0	MSI	IOMMU supports only message- signaled-interrupt generation.	1	WSI	IOMMU supports only wire-signaled-interrupt generation.	2	BOTH	IOMMU supports both MSI and WSI generation. The interrupt generation method must be defined in fctl register.	3	0	Reserved for standard use
Value	Name	Description																
0	MSI	IOMMU supports only message- signaled-interrupt generation.																
1	WSI	IOMMU supports only wire-signaled-interrupt generation.																
2	BOTH	IOMMU supports both MSI and WSI generation. The interrupt generation method must be defined in fctl register.																
3	0	Reserved for standard use																
30	HPM	RO	IOMMU implements a hardware performance monitor.															
31	DBG	RO	IOMMU supports the translation-request interface															
37:32	PAS	RO	Physical Address Size (value between 32 and 56)															
38	PD8	RO	One level PDT with 8-bit process_id supported.															

Bits	Field	Attribute	Description
39	PD17	RO	Two level PDT with 17-bit process_id supported.
40	PD20	RO	Three level PDT with 20-bit process_id supported.
55:41	reserved	RO	Reserved for standard use
63:56	custom	RO	Designated for custom use

If **HPM** is supported then the IOMMU must implement the cycles counter and at least 1 hardware performance monitoring counter must be implemented.

At least one method, **MSI** or **WSI**, of generating interrupts from the IOMMU must be supported.



Hypervisor may provide an SW emulated IOMMU to allow the guest to manage the VS-stage page tables for fine grained control on memory accessed by guest controlled devices.

A hypervisor that provides such an emulated IOMMU to the guest may retain control of the G-stage page tables and clear the **SvNx4** fields of the emulated **capabilities** register.

A hypervisor that provides such an emulated IOMMU to the guest may retain control of the MSI page tables used to direct MSI to guest interrupt files in an IMSIC or to a memory-resident-interrupt-file and clear the **MSI_FLAT** and **MSI_MRIF** fields of the emulated **capabilities** register.



The **AMO** bit does not indicate support for device initiated atomic memory operations. Support for device initiated atomic memory operations must be discovered through other means.

5.4. Features-control register (**fctl**)

This register must be readable in any implementation. An implementation may allow one or more fields in the register to be writable to support enabling or disabling the feature controlled by that field.

If software enables or disables a feature when the IOMMU is not OFF (i.e. **ddtp.iommu_mode == Off**) then the IOMMU behavior is **UNSPECIFIED**.

If software enables or disables a feature when the IOMMU in-memory queues are enabled (i.e. **cqcsr.cqon/cqen == 1**, **fqcsr.fqon/cqen == 1**, or **pqcsr.pqon/pqen == 1**) then the IOMMU behavior is **UNSPECIFIED**.




Figure 39. Feature-control register fields

Bits	Field	Attribute	Description
0	BE	WARL	When 0, IOMMU accesses to memory resident data structures (e.g. DDT, PDT, in-memory queues, S/VS and G stage page tables) are performed as little-endian accesses and when 1 as big-endian accesses.
1	WSI	WARL	When 1, IOMMU interrupts are signaled as wire-signaled-interrupts.
2	ADFD	WARL	When 1, IOMMU faults due to A/D bits is disabled.
15:3	reserved	WPRI	Reserved for standard use.
31:16	custom	WPRI	Designated for custom use.

5.5. Device-directory-table pointer (ddtp)




Figure 40. Device-directory-table pointer register fields

Bits	Field	Attribute	Description																		
3:0	iommu_mode	WARL	<div>The IOMMU may be configured to be in following modes:</div> <table><tr><th>Value</th><th>Name</th><th>Description</th></tr><tr><td>0</td><td>Off</td><td>No inbound memory transactions are allowed by the IOMMU.</td></tr><tr><td>1</td><td>Bare</td><td>No translation or protection. All inbound memory accesses are passed through.</td></tr><tr><td>2</td><td>1LVL</td><td>One-level device-directory-table</td></tr><tr><td>3</td><td>2LVL</td><td>Two-level device-directory-table</td></tr><tr><td>4</td><td>3LVL</td><td>Three-level device-directory-table</td></tr></table>	Value	Name	Description	0	Off	No inbound memory transactions are allowed by the IOMMU.	1	Bare	No translation or protection. All inbound memory accesses are passed through.	2	1LVL	One-level device-directory-table	3	2LVL	Two-level device-directory-table	4	3LVL	Three-level device-directory-table
Value	Name	Description																			
0	Off	No inbound memory transactions are allowed by the IOMMU.																			
1	Bare	No translation or protection. All inbound memory accesses are passed through.																			
2	1LVL	One-level device-directory-table																			
3	2LVL	Two-level device-directory-table																			
4	3LVL	Three-level device-directory-table																			

Bits	Field	Attribute	Description
4	busy	RO	<p>A write to ddtp may require the IOMMU to perform many operations that may not occur synchronously to the write. When a write is observed by the ddtp, the busy bit is set to 1. When the busy bit is 1, behavior of additional writes to the ddtp is UNSPECIFIED. Some implementations may ignore the second write and others may perform the actions determined by the second write. Software must verify that the busy bit is 0 before writing to the ddtp.</p> <p>If the busy bit reads 0 then the IOMMU has completed the operations associated with the previous write to ddtp.</p> <p>An IOMMU that can complete these operations synchronously may hard-wire this bit to 0.</p>
9:5	reserved	WPRI	Reserved for standard use
53:10	PPN	WARL	Holds the PPN of the root page of the device-directory-table.
63:54	reserved	WPRI	Reserved for standard use

The device-context is 64-bytes in size if **capabilities.MSI_FLAT** is 1 else it is 32-bytes.

When the **iommu_mode** is **Bare** or **Off**, the **PPN** field is don't-care. When in **Bare** mode only Untranslated requests are allowed. Translated requests, Translation request, and message transactions are unsupported.

All IOMMU must support **Off** and **Bare** mode. An IOMMU is allowed to support a subset of directory-table levels and device-context widths. At a minimum one of the modes must be supported.

When the **iommu_mode** field value is changed to **Off** the IOMMU guarantees that in-flight transactions from devices connected to the IOMMU will be processed with the configurations applicable to the old value of the **iommu_mode** field and that all transactions and previous requests from devices that have already been processed by the IOMMU be committed to a global ordering point such that they can be observed by all RISC-V hart, devices, and IOMMUs in the platform.

The IOMMU behavior of writing **iommu_mode** to **1LVL**, **2LVL**, or **3LVL**, when the previous value of the **iommu_mode** is not **Off** or **Bare** is **UNSPECIFIED**. To change DDT levels, the IOMMU must first be transitioned to **Bare** or **Off** state.

When an IOMMU is transitioned to **Bare** or **Off** state, the IOMMU may retain information cached from in-memory data structures such as page tables, DDT, PDT, etc. Software must use suitable invalidation commands to invalidate cached entries.



In RV32, only the low order 32-bits of the register (22-bit **PPN** and 4-bit **iommu_mode**) need to be written.

5.6. Command-queue base (cqb)

This 64-bits register (RW) holds the PPN of the root page of the command-queue and number of entries in the queue. Each command is 16 bytes.




Figure 41. Command-queue base register fields

Bits	Field	Attribute	Description
4:0	LOG2SZ-1	WARL	The LOG2SZ-1 field holds the number of entries in command-queue as a log to base 2 minus 1. A value of 0 indicates a queue of 2 entries. Each IOMMU command is 16-bytes. If the command-queue has 256 or fewer entries then the base address of the queue is always aligned to 4-KiB. If the command-queue has more than 256 entries then the command-queue base address must be naturally aligned to $2^{\text{LOG2SZ}} \times 16$.
9:5	reserved	WPRI	Reserved for standard use
53:10	PPN	WARL	Holds the PPN of the root page of the in-memory command-queue used by software to queue commands to the IOMMU. If the base address as determined by PPN is not aligned as required, all entries in the queue appear to an IOMMU as UNSPECIFIED and any address an IOMMU may compute and use for accessing an entry in the queue is also UNSPECIFIED.
63:54	reserved	WPRI	Reserved for standard use



In RV32, only the low order 32-bits of the register (22-bit PPN and 5-bit LOG2SZ-1) need to be written.

5.7. Command-queue head (cqh)

This 32-bits register (RO) holds the index into the command-queue where the IOMMU will fetch the next command.



Figure 42. Command-queue head register fields

Bits	Field	Attribute	Description
31:0	index	RO	Holds the index into the command-queue from where the next command will be fetched next by the IOMMU.

5.8. Command-queue tail (cqt)

This 32-bits register (RW) holds the index into the command-queue where the software queues the next command for the IOMMU.




Figure 43. Command-queue tail register fields

Bits	Field	Attribute	Description
31:0	index	WARL	Holds the index into the command-queue where software queues the next command for IOMMU. Only LOG2SZ-1:0 bits are writable.

5.9. Fault queue base (fqb)

This 64-bits register (RW) holds the PPN of the root page of the fault-queue and number of entries in the queue. Each fault record is 32 bytes.




Figure 44. Fault queue base register fields

Bits	Field	Attribute	Description
4:0	LOG2SZ-1	WARL	The LOG2SZ-1 field holds the number of entries in fault-queue as a log-to-base-2 minus 1. A value of 0 indicates a queue of 2 entries. Each fault record is 32-bytes. If the fault-queue has 128 or fewer entries then the base address of the queue is always aligned to 4-KiB. If the fault-queue has more than 128 entries then the fault-queue base address must be naturally aligned to $2^{\text{LOG2SZ}} \times 32$.
9:5	reserved	WPRI	Reserved for standard use
53:10	PPN	WARL	Holds the PPN of the root page of the in-memory fault-queue used by IOMMU to queue fault record. if the base address as determined by PPN is not aligned as required, all entries in the queue appear to an IOMMU as UNSPECIFIED and any address an IOMMU may compute and use for accessing an entry in the queue is also UNSPECIFIED.
63:54	reserved	WPRI	Reserved for standard use



In RV32, only the low order 32-bits of the register (22-bit PPN and 5-bit LOG2SZ-1) need to be written.

5.10. Fault queue head (fqh)

This 32-bits register (RW) holds the index into fault-queue where the software will fetch the next fault record.



Figure 45. Fault queue head register fields

Bits	Field	Attribute	Description
31:0	index	WARL	Holds the index into the fault-queue from which software reads the next fault record. Only LOG2SZ-1:0 bits are writable.

5.11. Fault queue tail (fqt)

This 32-bits register (RO) holds the index into the fault-queue where the IOMMU queues the next fault record.




Figure 46. Fault queue tail register fields

Bits	Field	Attribute	Description
31:0	index	RO	Holds the index into the fault-queue where IOMMU writes the next fault record.

5.12. Page-request-queue base (pqb)

This 64-bits register (RW) holds the PPN of the root page of the page-request-queue and number of entries in the queue. Each page-request message is 16 bytes.



Figure 47. Page-Request-queue base register fields

Bits	Field	Attribute	Description
4:0	LOG2SZ-1	WARL	The LOG2SZ-1 field holds the number of entries in page-request-queue as a log-to-base-2 minus 1. A value of 0 indicates a queue of 2 entries. Each page-request is 16-bytes. If the page-request-queue has 256 or fewer entries then the base address of the queue is always aligned to 4-KiB. If the page-request-queue has more than 256 entries then the page-request-queue base address must be naturally aligned to $2^{\text{LOG2SZ}} \times 16$.
9:5	reserved	WPRI	Reserved for standard use

Bits	Field	Attribute	Description
53:10	PPN	WARL	Holds the PPN of the root page of the in-memory page-request-queue used by IOMMU to queue "Page Request" messages. If the base address as determined by PPN is not aligned as required, all entries in the queue appear to an IOMMU as UNSPECIFIED and any address an IOMMU may compute and use for accessing an entry in the queue is also UNSPECIFIED.
63:54	reserved	WPRI	Reserved for standard use



In RV32, only the low order 32-bits of the register (22-bit PPN and 5-bit LOG2SZ-1) need to be written.

5.13. Page-request-queue head (pqh)

This 32-bits register (RW) holds the index into the page-request-queue where software will fetch the next page-request.




Figure 48. Page-request-queue head register fields

Bits	Field	Attribute	Description
31:0	index	WARL	Holds the index into the page-request-queue from which software reads the next "Page Request" message. Only LOG2SZ-1:0 bits are writable.

5.14. Page-request-queue tail (pqt)

This 32-bits register (RO) holds the index into the page-request-queue where the IOMMU writes the next page-request.



Figure 49. Page-request-queue tail register fields

Bits	Field	Attribute	Description
31:0	index	RO	Holds the index into the page-request-queue where IOMMU writes the next "Page Request" message.

5.15. Command-queue CSR (cqcsr)

This 32-bits register (RW) is used to control the operations and report the status of the command-queue.

31	28	27	24
custom		reserved	
23	18	17	16
reserved		busy	cqon
15	12	11	10
reserved	fence_w_ip	cmd_ill	cmd_to
7	2	1	0
reserved		cie	cqen

Figure 50. Command-queue CSR register fields

Bits	Field	Attribute	Description
0	cqen	RW	<p>The command-queue-enable bit enables the command-queue when set to 1. Changing cqen from 0 to 1 sets the cqh and cqt to 0. The command-queue may take some time to be active following setting the cqen to 1. When the command queue is active, the cqon bit reads 1.</p> <p>When cqen is changed from 1 to 0, the command queue may stay active till the commands already fetched from the command-queue are being processed and/or there are outstanding implicit loads from the command-queue. When the command-queue turns off, the cqon bit reads 0, cqh is set to 0, cqt is set to 0 and the cqcsr bits cmd_ill, cmd_to, cqmf, fence_w_ip are set to 0.</p> <p>When the cqon bit reads 0, the IOMMU guarantees that no implicit memory accesses to the command queue are in-flight and the command-queue will not generate new implicit loads to the queue memory.</p>
1	cie	RW	Command-queue-interrupt-enable bit enables generation of interrupts from command-queue when set to 1.
7:2	reserved	WPRI	Reserved for standard use
8	cqmf	RW1C	If command-queue access leads to a memory fault then the command-queue-memory-fault bit is set to 1 and the command-queue stalls until this bit is cleared. When cqmf is set to 1, an interrupt is generated if an interrupt is not already pending (i.e., ipsr.cip == 1) and not masked (i.e. cqsr.cie == 0). To re-enable command processing, software should clear this bit by writing 1.
9	cmd_to	RW1C	If the execution of a command leads to a timeout (e.g. a command to invalidate device ATC may timeout waiting for a completion), then the command-queue sets the cmd_to bit and stops processing from the command-queue. When cmd_to is set to 1 an interrupt is generated if an interrupt is not already pending (i.e., ipsr.cip == 1) and not masked (i.e. cqsr.cie == 0). To re-enable command processing software should clear this bit by writing 1.

Bits	Field	Attribute	Description
10	<code>cmd_ill</code>	RW1C	If an illegal or unsupported command is fetched and decoded by the command-queue then the command-queue sets the <code>cmd_ill</code> bit and stops processing from the command-queue. When <code>cmd_ill</code> is set to 1, an interrupt is generated if not already pending (i.e. <code>ipsr.cip == 1</code>) and not masked (i.e. <code>cqsr.cie == 0</code>). To re-enable command processing software should clear this bit by writing 1.
11	<code>fence_w_ip</code>	RW1C	An IOMMU that supports only wire-signaled-interrupts sets <code>fence_w_ip</code> bit is set to indicate completion of an <code>IOFENCE.C</code> command. An interrupt on setting <code>fence_w_ip</code> if not already pending (i.e. <code>ipsr.cip == 1</code>) and <code>fence_w_ip</code> is 0. To re-enable interrupts on <code>IOFENCE.C</code> completion software should clear this bit by writing 1. This bit is reserved if the IOMMU does not support wire-signaled-interrupts or wire-signaled-interrupts are not enabled (i.e., <code>ctl.WSI == 0</code>).
15:12	<code>reserved</code>	WPRI	Reserved for standard use
16	<code>cqon</code>	RO	The command-queue is active if <code>cqon</code> is 1. IOMMU behavior on changing <code>cqb</code> when <code>busy</code> is 1 or <code>cqon</code> is 1 is <code>UNSPECIFIED</code> . The software recommended sequence to change <code>cqb</code> is to first disable the command-queue by clearing <code>cqen</code> and waiting for both <code>busy</code> and <code>cqon</code> to be 0 before changing the <code>cqb</code> .
17	<code>busy</code>	RO	<p>A write to <code>cqcsr</code> may require the IOMMU to perform many operations that may not occur synchronously to the write. When a write is observed by the <code>cqcsr</code>, the <code>busy</code> bit is set to 1.</p> <p>When the <code>busy</code> bit is 1, behavior of additional writes to the <code>cqcsr</code> is <code>UNSPECIFIED</code>. Some implementations may ignore the second write and others may perform the actions determined by the second write.</p> <p>Software must verify that the busy bit is 0 before writing to the <code>cqcsr</code>.</p> <p>An IOMMU that can complete these operations synchronously may hard-wire this bit to 0.</p>
27:18	<code>reserved</code>	WPRI	Reserved for standard use
31:28	<code>custom</code>	WPRI	<i>Designated for custom use.</i>

When `cmd_ill` or `cqmf` is 1 in `cqcsr` the `cqt` references the command in the CQ that caused these error. Previous commands may have completed, timed out, or their execution aborted by the IOMMU.



If software makes the CQ operational again after a `cmd_ill` or `cqmf` error, then software should resubmit the commands submitted since the last `IOFENCE.C` that

successfully completed.

The `cmd_to` bit is set when a `IOFENCE.C` command detects that one or more previous commands that are specified to have timeouts have timed out but all other commands previous to the `IOFENCE.C` have completed. When `cmd_to` is 1 `cqt` references the `IOFENCE.C` command that detected the timeout.



Command-queue being empty does not imply that all commands fetched from the command-queue have been completed. When the command-queue is requested to be disabled, an implementation may either complete the already fetched commands or abort execution of those commands. Software must use an `IOFENCE.C` command to wait for all previous commands to be committed, if so desired, before turning off the command-queue.

5.16. Fault queue CSR (`fqcsr`)

This 32-bits register (RW) is used to control the operations and report the status of the fault-queue.

31	28	27	24
custom		reserved	
23	18	17	16
reserved		busy	fqn
15	10	9	8
reserved		fqof	fqm
7	2	1	0
reserved		fie	fqn

Figure 51. Fault queue CSR register fields

Bits	Field	Attribute	Description
0	<code>fqn</code>	RW	<p>The fault-queue enable bit enables the fault-queue when set to 1.</p> <p>Changing <code>fqn</code> from 0 to 1, resets the <code>fqh</code> and <code>fqt</code> to 0. The fault-queue may take some time to be active following setting the <code>fqn</code> to 1. When the fault queue is active, the <code>fqn</code> bit reads 1.</p> <p>When <code>fqn</code> is changed from 1 to 0, the fault-queue may stay active till in-flight fault-recording is completed. When the fault-queue is off, the <code>fqn</code> bit reads 0, the <code>fqn</code> bit reads 0, <code>fqh</code> is set to 0, <code>fqt</code> is set to 0 and the <code>fqcsr</code> bits <code>fqof</code>, and <code>fqm</code> are set to 0.</p> <p>The IOMMU guarantees that there are no in-flight implicit writes to the fault-queue in progress when <code>fqn</code> reads 0 and no new fault records will be written to the fault-queue.</p>
1	<code>fie</code>	RW	Fault queue interrupt enable bit enables generation of interrupts from fault-queue when set to 1.
7:2	<code>reserved</code>	WPRI	Reserved for standard use

Bits	Field	Attribute	Description
8	fqmf	RW1C	The fqmf bit is set to 1 if the IOMMU encounters an access fault when storing a fault record to the fault queue. The fault-record that was attempted to be written is discarded and no more fault records are generated until software clears fqmf bit by writing 1 to the bit. An interrupt is generated if not already pending (i.e. ipsr.fip == 1) and not masked (i.e. fqsр.fie == 0).
9	fqof	RW1C	<p>The fault-queue-overflow bit is set to 1 if the IOMMU needs to queue a fault record but the fault-queue is full (i.e., fqh == fqt - 1).</p> <p>The fault-record is discarded and no more fault records are generated till software clears fqof by writing 1 to the bit. An interrupt is generated if not already pending (i.e. ipsr.fip == 1) and not masked (i.e. fqsр.fie == 0).</p>
10:15	reserved	WPRI	Reserved for standard use
16	fqon	RO	The fault-queue is active if fqon reads 1. IOMMU behavior on changing fqb when busy is 1 or fqon is 1 is UNSPECIFIED . The recommended sequence to change fqb is to first disable the fault-queue by clearing fqen and waiting for both busy and fqon to be 0 before changing fqb .
17	busy	RO	<p>Write to fqcsr may require the IOMMU to perform many operations that may not occur synchronously to the write. When a write is observed by the fqcsr, the busy bit is set to 1. When the busy bit is 1, behavior of additional writes to the fqcsr are UNSPECIFIED. Some implementations may ignore the second write and others may perform the actions determined by the second write.</p> <p>Software should ensure that the busy bit is 0 before writing to the fqcsr.</p> <p>An IOMMU that can complete controls synchronously may hard-wire this bit to 0.</p>
27:18	reserved	WPRI	Reserved for standard use
31:28	custom	WPRI	<i>Designated for custom use.</i>

5.17. Page-request-queue CSR (**pqcsr**)

This 32-bits register (RW) is used to control the operations and report the status of the page-request-queue.

31	28	27	24
Custom use		reserved	
23	18	17	16
reserved		busy	pqon
15	10	9	8
reserved		pqof	pqmf
7	2	1	0
reserved		pie	pqen

Figure 52. Page-request-queue CSR register fields

Bits	Field	Attribute	Description
0	pqen	RW	<p>The page-request-enable bit enables the page-request-queue when set to 1.</p> <p>Changing pqen from 0 to 1, resets the pqh and pqt to 0 and clears pqcsr bits pqmf and pqof to 0. The page-request-queue may take some time to be active following setting the pqen to 1. When the page-request-queue is active, the pqon bit reads 1.</p> <p>When pqen is changed from 1 to 0, the page-request-queue may stay active till in-flight page-request writes are completed. When the page-request-queue turns off, the pqon bit reads 0, pqh is set to 0, pqt is set to 0 and the pqcsr bits pqof, and pqmf are set to 0.</p> <p>When pqon reads 0, the IOMMU guarantees that there are no older in-flight implicit writes to the queue memory and no further implicit writes will be generated to the queue memory.</p> <p>The IOMMU may respond to “Page Request” messages received when page-request-queue is off or in the process of being turned off, as specified in Section 2.8.</p>
1	pie	RW	The page-request-queue-interrupt-enable (pie) bit when set to 1, enables generation of interrupts from page-request-queue.
7:2	reserved	WPRI	Reserved for standard use

Bits	Field	Attribute	Description
8	pqmf	RW1C	<p>The pqmf bit is set to 1 if the IOMMU encounters an access fault when storing a page-request message to the page-request-queue.</p> <p>When pqmf is set to 1, an interrupt is generated if not already pending (i.e. ipsr.pip == 1) and not masked (i.e. pqsr.pie == 1).</p> <p>The "Page Request" message that caused the pqmf or pqof error and all subsequent page-request messages are discarded till software clears the pqof and/or pqmf bits by writing 1 to it.</p> <p>The IOMMU may respond to "Page Request" messages that caused the pqof or pqmf bit to be set and all subsequent "Page Request" messages received while these bits are 1 as specified in Section 2.8.</p>
9	pqof	RW1C	<p>The page-request-queue-overflow bit is set to 1 if the page-request queue overflows i.e. IOMMU needs to queue a page-request message but the page-request queue is full (i.e., pqh == pqt - 1).</p> <p>When pqof is set to 1, an interrupt is generated if not already pending (i.e. ipsr.pip == 1) and not masked (i.e. pqsr.pie == 1).</p> <p>The "Page Request" message that caused the pqmf or pqof error and all subsequent page-request messages are discarded till software clears the pqof and/or pqmf bits by writing 1 to it.</p> <p>The IOMMU may respond to "Page Request" messages that caused the pqof or pqmf bit to be set and all subsequent "Page Request" messages received while these bits are 1 as specified in Section 2.8.</p>
15:10	reserved	WPRI	Reserved for standard use
16	pqon	RO	<p>The page-request is active when pqon reads 1.</p> <p>IOMMU behavior on changing pqb when busy is 1 or pqon is 1 is UNSPECIFIED. The recommended sequence to change pqb is to first disable the page-request queue by clearing pqen and waiting for both busy and pqon to be 0 before changing pqb.</p>

`iohpmevtX` and bit 0 corresponds to the `OF` bit of `iohpmcycles`.

This register enables overflow interrupt handler software to quickly and easily determine which counter(s) have overflowed.




Figure 54. Performance-monitoring counter overflow status register fields

Bits	Field	Attribute	Description
0	CY	RO	Shadow of <code>iohpmcycles.OF</code>
31:1	HPM	RO	Shadow of <code>iohpmevt[1-31].OF</code>

5.20. Performance-monitoring counter inhibits (`iocountinh`)

The performance-monitoring counter inhibits is a 32-bits WARL register where that contains bits to inhibit the corresponding counters from counting. Bit X when set inhibits counting in `iohpmctrX` and bit 0 inhibits counting in `iohpmcycles`.




Figure 55. Performance-monitoring counter inhibits register fields

Bits	Field	Attribute	Description
0	CY	RW	When set, <code>iohpmcycles</code> counter is inhibited from counting.
31:1	HPM	WARL	When bit X is set, then counting of events in <code>iohpmctrX</code> is inhibited.



When the `iohpmcycles` counter is not needed, it is desirable to conditionally inhibit it to reduce energy consumption. Providing a single register to inhibit all counters allows a) one or more counters to be atomically programmed with events to count b) one or more counters to be sampled atomically.

5.21. Performance-monitoring cycles counter (`iohpmcycles`)

This 64-bits register is a free running clock cycle counter. There is no associated `iohpmevt0`.




Figure 56. Performance-monitoring cycles counter register fields

Bits	Field	Attribute	Description
62:0	counter	WARL	Cycles counter value.
63	OF	RW	Overflow

When `capabilities.HPM` is set, the `iohpmcycles` register must be present and be at least a 32-bits wide.

5.22. Performance-monitoring event counters (`iohpmctr1-31`)

These registers are 64-bit WARL counter registers.




Figure 57. Performance-monitoring event counters register fields

Bits	Field	Attribute	Description
63:0	counter	WARL	Event counter value.

When `capabilities.HPM` is set, the `iohpmcycles` and the `iohpmctr1` register must be present and be at least 32-bits wide.

5.23. Performance-monitoring event selector (`iohpmevt1-31`)

These performance-monitoring event registers are 64-bit RW registers. When a transaction processed by the IOMMU causes an event that is programmed to count in a counter then the counter is incremented. In addition to matching events the event selector may be programmed with additional filters based on `device_id`, `process_id`, `GSCID`, and `PSCID` such that the counter is incremented conditionally based on the transaction matching these additional filters. When such `device_id` based filtering is used, the match may be configured to be a precise match or a partial match. A partial match allows a transactions with a range of IDs to be counted by the counter.




Figure 58. Performance-monitoring event selector register fields

Bits	Field	Attribute	Description
14:0	eventID	WARL	Indicates the event to count. A value of 0 indicates no events are counted. Encoding 1 to 16383 are reserved for standard events defined in the Table 16 . Encoding 16384 to 32767 are for designated for custom use. When eventID is changed, including to 0, the counter retains its value.
15	DMASK	RW	When set to 1, partial matching of the DID_GSCID is performed for the transaction. The lower bits of the DID_GSCID all the way to the first low order 0 bit (including the 0 bit position itself) are masked.
35:16	PID_PSCID	RW	process_id if IDT is 0, PSCID if IDT is 1
59:36	DID_GSCID	RW	device_id if IDT is 0, GSCID if IDT is 1.
60	PV_PSCV	RW	If set, only transactions with matching process_id or PSCID (based on the Filter ID Type) are counted.
61	DV_GSCV	RW	If set, only transactions with matching device_id or GSCID (based on the Filter ID Type) are counted.
62	IDT	RW	Filter ID Type: This field indicates the type of ID to filter on. When 0, the DID_GSCID field holds a device_id and the PID_PSCID field holds a process_id. When 1, the DID_GSCID field holds a GSCID and PID_PSCID field holds a PSCID.
63	OF	RW	Overflow status or Interrupt disable

When capabilities.HPM is set, the iohpmcycles and the iohpmevt1 register must be present and be at least 32-bits wide.

The table below summarizes the filtering option for events that support filtering by IDs.

Table 14. filtering options

IDT	DV_GSCV	PV_PSCV	Operation
0/1	0	0	Counter increments. No ID based filtering.
0	0	1	If the transaction has a valid process_id , counter increments if process_id matches PID_PSCID .
0	1	0	Counter incremented if device_id matches DID_GSCID .
0	1	1	If the transaction does not have a valid process_id , counter increments if device_id matches DID_GSCID . If the transaction has a valid process_id , counter increments if device_id matches DID_GSCID and process_id matches PID_PSCID .
1	0	1	If the transaction has a valid process_id , counter increments if the PSCID of that process matches PID_PSCID .
1	1	0	Counter incremented if GSCID of the device matches DID_GSCID .
1	1	1	If the transaction does not have a valid process_id , counter increments if GSCID of the device matches DID_GSCID . If the transaction has a valid process_id , counter increments if GSCID of the device matches DID_GSCID and PSCID of the process matches PID_PSCID .

When filtering by **device_id** or **GSCID** is selected and the event supports ID based filtering, the DMASK field can be used to configure a partial match. When DMASK is set to 1, partial matching of the **DID_GSCID** is performed for the transaction. The lower bits of the **DID_GSCID** all the way to the first low order 0 bit (including the 0 bit position itself) are masked.

The following example illustrates the use of DMASK and filtering by **device_id**.

Table 15. DMASK with IDT set to **device_id** based filtering

DMASK	DID_GSCID	Comment
0	YYYYYYYY YYYYYYYY YYYYYYYY	One specific seg:bus:dev:func
1	YYYYYYYY YYYYYYYY YYYYY011	seg:bus:dev - any func
1	YYYYYYYY YYYYYYYY 01111111	seg:bus - any dev:func
1	YYYYYYYY 01111111 11111111	seg - any bus:dev:func

The following table lists the standard events that can be counted:

Table 16. Standard Events list

eventID	Event counted	IDT settings supported
0	Do not count	
1	Untranslated requests	0

eventID	Event counted	IDT settings supported
2	Translated requests	0
3	ATS Translation requests	0
4	TLB miss	0/1
5	Device Directory Walks	0
6	Process Directory Walks	0
7	S/VS-stage Page Table Walks	0/1
8	G-stage Page Table Walks	0/1
9 - 16383	reserved for future standard	-

Some events types may be filtered by IDs. When a event type that does not support filtering by IDs is programmed then the associated counter does not increment.

The **OF** bit is set when the corresponding **iohpmctr1-31** counter overflows, and remains set until cleared by software. Since **iohpmctr1-31** values are unsigned values, overflow is defined as unsigned overflow. Note that there is no loss of information after an overflow since the counter wraps around and keeps counting while the sticky **OF** bit remains set.

If a **iohpmctr1-31** counter overflows when the associated **OF** bit is zero, then a HPM Counter Overflow interrupt is generated by setting **ipsr.pmip** bit to 1. If the **OF** bit is already one, then no interrupt request is generated. Consequently the **OF** bit also functions as a count overflow interrupt disable for the associated **iohpmctr1-31**.



There are not separate overflow status and overflow interrupt enable bits. In practice, enabling overflow interrupt generation (by clearing the **OF** bit) is done in conjunction with initializing the counter to a starting value. Once a counter has overflowed, it and the **OF** bit must be reinitialized before another overflow interrupt can be generated.



In RV32, memory-mapped writes to **iohpmevt1-31** modify only one 32-bit part of the register. The following sequence may be used to update the register without counting events spuriously due to the intermediate value of the register:

- Write the low order 32-bits to set **eventID** to 0.
- Write the high order 32-bits with the new desired values.
- Write the low order 32-bits the new desired values, including that of the **eventID** field.

Alternatively, the counter may first be inhibited such that no events count during the update and the inhibit removed after the register has been programmed with the desired value.



A minimum of one programmable event counter besides the cycles counter is required to comply with this specification. One counter may be used in a time

multiplexed manner to sample events but such analysis may take longer to complete. The IOMMU, unlike the CPU MMU, services multiple streams of IO and the HPM may be used by a performance analyst to analyze one or more of those streams concurrently. Typically a performance analyst may require four programmable counters, to count events for an IO stream. To support concurrent analysis of at least two streams of IO it is recommended to support seven programmable counters.

5.24. Interrupt-cause-to-vector register (**icvec**)

Interrupt-cause-to-vector register maps a cause to a vector. All causes can be mapped to same vector or a cause can be given a unique vector.

The vector is used:

1. By an IOMMU that generates interrupts as MSI, to index into MSI configuration table (**msi_cfg_tbl**) to determine the MSI to generate. An IOMMU is capable of generating interrupts as a MSI if **capabilities.IGS==MSI** or if **capabilities.IGS==BOTH**. When **capabilities.IGS==BOTH** the IOMMU may be configured to generate interrupts as MSI by setting **ctl.WSI** to 0.
2. By an IOMMU that generates WSI, to determine the wire to signal the interrupt. An IOMMU is capable of generating wire-signaled- interrupts if **capabilities.IGS==WSI** or if **capabilities.IGS==BOTH**. When **capabilities.IGS==BOTH** the IOMMU may be configured to generate wire-signaled- interrupts by setting **ctl.WSI** to 1.

If an implementation only supports a single vector then all bits of this register may be hardwired to 0 (WARL). Likewise if only two vectors are supported then only bit 0 for each cause could be writable.




Figure 59. Interrupt-cause-to-vector register fields

Bits	Field	Attribute	Description
3:0	civ	WARL	The command-queue-interrupt-vector (civ) is the vector number assigned to the command-queue-interrupt.
7:4	fiv	WARL	The fault-queue-interrupt-vector (fiv) is the vector number assigned to the fault-queue-interrupt.
11:8	pmiv	WARL	The performance-monitoring-interrupt-vector (pmiv) is the vector number assigned to the performance-monitoring-interrupt.
15:12	piv	WARL	The page-request-queue-interrupt-vector (piv) is the vector number assigned to the page-request-queue-interrupt.

Bits	Field	Attribute	Description
31:16	reserved	WPRI	Reserved for standard use
63:32	<i>custom</i>	WPRI	<i>Designated for custom use</i>

5.25. Translation-request IOVA (**tr_req_iova**)

The **tr_req_iova** is a 64-bit WARL register used to implement a translation-request interface for debug. This register is present when **capabilities.DBG == 1**.




Figure 60. Translation-request IOVA register fields

Bits	Field	Attribute	Description
11:0	pgoff	WARL	The IOVA page-offset
63:12	iova_vpn	WARL	The IOVA virtual page number

5.26. Translation-request control (**tr_req_ctl**)

The **tr_req_ctl** is a 64-bit WARL register used to implement a translation-request interface for debug. This register is present when **capabilities.DBG == 1**.




Figure 61. Translation-request control register fields

Bits	Field	Attribute	Description
0	Go/Busy	RW1S	This bit is set to indicate a valid request has been setup in the tr_req_iova/tr_req_ctl registers for the IOMMU to translate. The IOMMU indicates completion of the requested translation by clearing this bit to 0. On completion, the results of the translation are in tr_response register.
1	Priv	WARL	When set to 1 the requests needs Privileged Mode access for this translation.
2	Exe	WARL	When set to 1 the request needs execute access for this translation.

Bits	Field	Attribute	Description
3	RWn	WARL	When set to 1 the request only needs read-only access for this translation.
11:4	reserved	WPRI	Reserved for standard use
31:12	PID	WARL	When PV is 1 this field provides the process_id for this translation request.
32	PV	WARL	When set to 1 the PID field of the register is valid.
35:33	reserved	WPRI	Reserved for standard use
39:36	<i>custom</i>	WPRI	<i>Designated for custom use</i>
63:40	DID	WARL	This field provides the device_id for this translation request.

5.27. Translation-response (**tr_response**)

The **tr_response** is a 64-bit RO register used to hold the results of a translation requested using the translation-request interface. This register is present when **capabilities.DBG == 1**.




Figure 62. Translation-response register fields

Bits	Field	Attribute	Description
0	fault	RO	If the process to translate the IOVA detects a fault then the fault field is set to 1. The detected fault may be reported through the fault-queue.
6:1	reserved	RO	Reserved for standard use
8:7	PBMT	RO	Memory type determined for the translation using the PBMT fields in the S/VS-stage and/or the G-stage page tables used for the translation. This value of field is UNSPECIFIED if the fault field is 1.
9	S	RO	Translation range size field, when set to 1 indicates that the translation applies to a range that is larger than 4 KiB and the size of the translation range is encoded in the PPN field. The value of this field is UNSPECIFIED if the fault field is 1.

Bits	Field	Attribute	Description															
53:10	PPN	RO	<p>If the fault bit is 0, then this field provides the PPN determined as a result of translating the iova_vpn in tr_req_iova.</p> <p>If the fault bit is 1, then the value of this field is UNSPECIFIED.</p> <p>If the S bit is 0, then the size of the translation is 4 KiB - a page.</p> <p>If the S bit is 1, then the translation resulted in a super-page, and the size of the super-page is encoded in the PPN itself. If scanning from bit position 0 to bit position 43, the first bit with a value of 0 at position X, then the super-page size is $2^{X+1} * 4$ KiB.</p> <p>If X is not 0, then all bits at position 0 through X-1 are each encoded with a value of 1.</p> <p><i>Table 17. Example of encoding of super page size in PPN</i></p> <table><tr><th>PPN</th><th>S</th><th>Size</th></tr><tr><td>yyyy...yyyy yyyy yyyy</td><td>0</td><td>4 KiB</td></tr><tr><td>yyyy...yyyy yyyy 0111</td><td>1</td><td>64 KiB</td></tr><tr><td>yyyy...yyy0 1111 1111</td><td>1</td><td>2 MiB</td></tr><tr><td>yyyy...yy01 1111 1111</td><td>1</td><td>4 MiB</td></tr></table>	PPN	S	Size	yyyy...yyyy yyyy yyyy	0	4 KiB	yyyy...yyyy yyyy 0111	1	64 KiB	yyyy...yyy0 1111 1111	1	2 MiB	yyyy...yy01 1111 1111	1	4 MiB
PPN	S	Size																
yyyy...yyyy yyyy yyyy	0	4 KiB																
yyyy...yyyy yyyy 0111	1	64 KiB																
yyyy...yyy0 1111 1111	1	2 MiB																
yyyy...yy01 1111 1111	1	4 MiB																
59:54	reserved	RO	Reserved for standard use															
63:60	custom	RO	Designated for custom use															

5.28. MSI configuration table (**msi_cfg_tbl**)

IOMMU that supports generating IOMMU originated interrupts (i.e., **capabilities.IGS == MSI** or **capabilities.IGS == BOTH**) as MSI implements a MSI configuration table that is indexed by the vector from **icvec** to determine a MSI table entry. Each MSI table entry for interrupt vector **x** has three registers **msi_addr_x**, **msi_data_x**, and **msi_vec_ctl_x**. These registers are hardwired to 0 if **capabilities.IGS == WSI**.

If an access fault is detected on a MSI write using **msi_addr_x**, then the IOMMU reports a "IOMMU MSI write access fault" (cause 273) fault, with **TTYP** set to 0 and **iotval** set to the value of **msi_addr_x**.

Table 18. MSI configuration table structure

bit 63	bit 0	Byte Offset
Entry 0: Message address		+000h
Entry 0: Vector Control	Entry 0: Message Data	+008h
Entry 1: Message address		+010h
Entry 1: Vector Control	Entry 1: Message Data	+018h




Figure 63. Message address register fields

Bits	Field	Attribute	Description
1:0	0	RO	Fixed to 0
55:2	ADDR	WARL	Holds the 4-byte aligned MSI address.
63:56	WPRI	WPRI	Reserved for standard use.




Figure 64. Message data register fields

Bits	Field	Attribute	Description
31:0	data	RW	Holds the 4-byte MSI data




Figure 65. Vector control register fields

Bits	Field	Attribute	Description
0	M	RW	When the mask bit M is 1, the corresponding interrupt vector is masked and the IOMMU is prohibited from sending the associated message. Pending message for that vector are later generated if the corresponding mask bit is cleared to 0.
31:1	WPRI	WPRI	Reserved for standard use.

Chapter 6. Software guidelines

This section provides guidelines to software developers on correct and expected sequence of using the IOMMU interfaces. The behavior of the IOMMU if these guidelines are not followed is implementation defined.

6.1. Reading and writing IOMMU registers

Read or write access to IOMMU registers must follow the following rules:

- Address of the access must be aligned to the size of the access.
- The access must not span multiple registers.
- Registers that are 64-bit wide may be accessed using either a 32-bit or a 64-bit access.
- Registers that are 32-bit wide must only be accessed using a 32-bit access.

6.2. Guidelines for initialization

The guidelines for initializing the IOMMU are as follows:

1. Read the `capabilities` register to discover the capabilities of the IOMMU.
2. Stop and report failure if `capabilities.version` is not supported.
3. Read the feature control register (`fctl`).
4. Stop and report failure if big-endian memory access is needed and the `capabilities.END` field is 0 (i.e. only one endianness) and `fctl.BE` is 0 (i.e. little endian).
5. If big-endian memory access is needed and the `capabilities.END` field is 1 (i.e. both endianness supported), set `fctl.BE` to 1 (i.e. big endian) if the field is not already 1.
6. Stop and report failure if wired-signaled-interrupts are needed for IOMMU initiated interrupts and `capabilities.IGS` is not `WSI`.
7. If wired-signaled-interrupts are needed for IOMMU initiated interrupts and `capabilities.IGS` is `BOTH`, set `fctl.WSI` to 1 if the field is not already 1.
8. Stop and report failure if other required capabilities (e.g. virtual-addressing modes, MSI translation, etc.) are not supported.
9. The `icvec` register is used to program an interrupt vector for each interrupt cause. Determine the number of vectors supported by the IOMMU by writing 0xF to each field and reading back the number of writable bits. If the number of writable bits is `N` then the number of supported vectors is 2^N . For each cause `C` associate a vector `V` with the cause. `V` is a number between 0 and $(2^N - 1)$.
10. If the IOMMU is configured to use wired interrupts, then each vector `V` corresponds to an interrupt wire connected to a platform level interrupt controller (e.g. APLIC). Determine the interrupt controller configuration register to be programmed for each such wire using configuration information provided by configuration mechanisms such as device tree and program the interrupt controller.

11. If the IOMMU is configured to use MSI, then each vector V is an index into the `msi_cfg_tbl`. For each vector V , allocate a MSI address A and an interrupt identity D . Configure the `msi_addr_V` register with value A , `msi_data_V` register with value D . Configure the interrupt mask M in `msi_vec_ctl_V` register appropriately.
12. To program the command queue, first determine the number of entries N needed in the command queue. The number of entries in the command queue is always a power of two. If N is 256 or lower then allocate a memory buffer that is aligned to a 4-KiB page address and is of size $N \times 16$ -bytes. If N is greater than 256 then allocate a memory buffer that is naturally aligned to a $N \times 16$ -byte address boundary. Let $k = \log_2(N)$ and B be the physical page number (PPN) of the allocated memory buffer. Program the command queue registers as follows:
 - Poll on `cqcsr.busy` till it reads 0
 - `temp_cqb_var.PPN = B`
 - `temp_cqb_var.LOG2SZ-1 = (k - 1)`
 - `cqb = temp_cqb_var`
 - `cqcsr.cqen = 1`
 - Poll on `cqcsr.cqon` till it reads 1
13. To program the fault queue, first determine the number of entries N needed in the fault queue. The number of entries in the fault queue is always a power of two. If N is 128 or lower then allocate a memory buffer that is aligned to 4-KiB page address and is of size $N \times 32$ -bytes. If N is greater than 128 then allocate a memory buffer that is naturally aligned to a $N \times 32$ -byte address boundary. Let $k = \log_2(N)$ and B be the PPN of the allocated memory buffer. Program the fault queue registers as follows:
 - Poll on `fqcsr.busy` till it reads 0
 - `temp_fqb_var.PPN = B`
 - `temp_fqb_var.LOG2SZ-1 = (k - 1)`
 - `fqb = temp_fqb_var`
 - `fqcsr.fqen = 1`
 - Poll on `fqcsr.fqon` till it reads 1
14. To program the page-request queue, first determine the number of entries N needed in the page-request queue. The number of entries in the page-request queue is always a power of. If N is 256 or lower then allocate a memory buffer that is aligned to 4-KiB page address and is of size $N \times 16$ -bytes. If N is greater than 256 then allocate a memory buffer at an address that is naturally aligned to a $N \times 16$ -byte address boundary. Let $k = \log_2(N)$ and B be the PPN of the allocated memory buffer. Program the page-request queue registers as follows:
 - Poll on `pqcsr.busy` till it reads 0
 - `temp_pqb_var.PPN = B`
 - `temp_pqb_var.LOG2SZ-1 = (k - 1)`
 - `pqb = temp_pqb_var`
 - `pqcsr.pqen = 1`
 - Poll on `pqcsr.pqon` till it reads 1

15. To program the DDT pointer, first determine the supported `device_id` width `Dw` and the format of the device-context data structure. If `capabilities.MSI` is 0, then the IOMMU uses base-format device-contexts else extended-format device-contexts are used. Allocate a page (4 KiB) of memory to use as the root table of the DDT. Initialize the allocated memory to all 0. Let `B` be the PPN of the allocated memory. Determine the mode `M` of the DDT based on `Dw` and the IOMMU device-contexts format as follows:

- If extended-format device-contexts are used then
 - a. If `Dw` is less than or equal to 6-bits then `M = 1LVL`
 - b. If `Dw` is less than or equal to 15-bits then `M = 2LVL`
 - c. If `Dw` is less than or equal to 24-bits then `M = 3LVL`
- If base-format device-contexts are used then
 - a. If `Dw` is less than or equal to 7-bits then `M = 1LVL`
 - b. If `Dw` is less than or equal to 16-bits then `M = 2LVL`
 - c. If `Dw` is less than or equal to 24-bits then `M = 3LVL`

Program the `ddtp` register as follows:

- `temp_ddtp_var.MODE = M`
- `temp_ddtp_var.PPN = B`
- `ddtp = temp_ddtp_var`

The IOMMU is initialized and may be now be configured with device-contexts for devices in scope of the IOMMU.

6.3. Guidelines for invalidations

This section provides guidelines to software on the invalidation commands to send to the IOMMU through the `CQ` when modifying the IOMMU in-memory data structures. Software must perform the invalidation after the update is globally visible. The ordering on stores provided by FENCE instructions and the acquire/ release bits on atomic instructions also orders the data structure updates associated with those stores as observed by IOMMU.

A `IOFENCE.C` command may be used by software to ensure that all previous commands fetched from the `CQ` have been completed and committed.

6.3.1. Changing device directory table entry

If software changes a leaf-level DDT entry i.e, a device context (DC), of device with `device_id = D` then the following invalidations must be performed:

- `IODIR.INVALID_DDT` with `DV=1` and `DID=D`
- If `DC.tc.PDTV==1`, `IODIR.INVALID_PDT` with `DV=1`, `PV=0`, and `DID=D`
- If `DC.iohgap.MODE != Bare`
 - `IOTINVAL.VMA` with `GV=1`, `AV=PSCV=0`, and `GSCID=DC.iohgap.GSCID`

- `IOTINVAL.GVMA` with `GV=1`, `AV=0`, and `GSCID=DC.iohgap.GSCID`
- else
 - If `DC.tc.PDTV==1 || DC.tc.PDTV == 0 && DC.fsc.MODE == Bare`
 - `IOTINVAL.VMA` with `GV=AV=PSCV=0`
 - else
 - `IOTINVAL.VMA` with `GV=AV=0` and `PSCV=1`, and `PSCID=DC.ta.PSCID`

If software changes a non-leaf-level DDT entry the following invalidations must be performed:

- `IODIR.INVALID_DDT` with `DV=0`

Between change to the DDT entry and when an invalidation command to invalidate the cached entry is processed by the IOMMU, the IOMMU may use the old value or the new value of the entry.

6.3.2. Changing process directory table entry

If software changes a leaf-level PDT entry i.e, a process context (PC), for `device_id=D` and `process_id=P` then the following invalidations must be performed:

- `IODIR.INVALID_PDT` with `DV=1`, `PV=1`, `DID=D` and `PID=P`
- If `DC.iohgap.MODE != Bare`
 - `IOTINVAL.VMA` with `GV=1`, `AV=0`, `PV=1`, `GSCID=DC.iohgap.GSCID`, and `PSCID=PC.PSCID`
- else
 - `IOTINVAL.VMA` with `GV=0`, `AV=0`, `PV=1`, and `PSCID=PC.PSCID`

Between change to the PDT entry and when an invalidation command to invalidate the cached entry is processed by the IOMMU, the IOMMU may use the old value or the new value of the entry.

6.3.3. Changing MSI page table entry

If software changes a MSI page-table entry identified by by interrupt file number `I` that corresponds to an untranslated MSI address `A` then following invalidations must be performed:

- If `DC.iohgap.MODE == Bare`
 - If `DC.fsc.iosatp.MODE == Bare`, then `IOTINVAL.VMA` with `GV=0`, `PSCV=0`, `AV=1`, and `ADDR[63:12]=A[63:12]`
 - If `DC.fsc.iosatp.MODE != Bare`, then `IOTINVAL.VMA` with `GV=0`, `PSCV=1`, `AV=1`, `PSCID=DC.ta.PSCID`, and `ADDR[63:12]=A[63:12]`
- else
 - `IOTINVAL.GVMA` with `GV=AV=1`, `ADDR[63:12]=A[63:12]` and `GSCID=DC.iohgap.GSCID`

To invalidate all cache entries from a MSI page table the following invalidations must be performed:

- If `DC.iohgap.MODE == Bare`

- `IOTINVAL.VMA` with `GV=0`, `PSCV=0`, `AV=0`
- else
 - `IOTINVAL.GVMA` with `GV=1`, `AV=0`, and `GSCID=DC.iohgap.GSCID`

Between change to the MSI PTE and when an invalidation command to invalidate the cached PTE is processed by the IOMMU, the IOMMU may use the old PTE value or the new PTE value.

6.3.4. Changing G-stage page table entry

If software changes a leaf G-stage page-table entry of a VM where the change affects translation for a guest-PPN `G` then following invalidations must be performed:

- `IOTINVAL.GVMA` with `GV=AV=1`, `GSCID=DC.iohgap.GSCID`, and `ADDR[63:12]=G`

If software changes a non-leaf G-stage page-table entry of a VM then following invalidations must be performed:

- `IOTINVAL.GVMA` with `GV=1`, `AV=0`, `GSCID=DC.iohgap.GSCID`

The `DC` has fields that hold a guest-PPN. An implementation may translate such fields to a supervisor-PPN as part of caching the `DC`. If the G-stage page table update affects translation of guest-PPN held in the `DC` then software must invalidate all such cached `DC` using `IODIR.INVALID_DDT` with `DV=1` and `DID` set to the corresponding `device_id`. Alternatively, an `IODIR.INVALID_DDT` with `DV=0` may be used to invalidate all cached `DC`.

Between change to the G-stage PTE and when an invalidation command to invalidate the cached PTE is processed by the IOMMU, the IOMMU may use the old PTE value or the new PTE value.

6.3.5. Changing VS/S-stage page table entry

When `DC.iohgap.MODE == Bare`, a `DC` may be configured with a S-stage page table (when `DC.tc.PDTV=0`) or a directory of S-stage page tables selected using `process_id` from a process-directory-table (when `DC.tc.PDTV=1`).

When `DC.iohgap.MODE != Bare`, a `DC` may be configured with a VS-stage page table (when `DC.tc.PDTV=0`) or a directory of VS-stage page tables selected using `process_id` from a process-directory-table (when `DC.tc.PDTV=1`).

When a change is made to a S-stage page table then software must perform invalidations using `IOTINVAL.VMA` with `GV=0` and `AV` and `PSCV` operands appropriate for the modification as specified in [Table 9](#).

When a change is made to a VS-stage page table then software must perform invalidations using `IOTINVAL.VMA` with `GV=1`, `GSCID=DC.iohgap.GSCID` and `AV` and `PSCV` operands appropriate for the modification as specified in [Table 9](#).

Between change to the S/VS-stage PTE and when an invalidation command to invalidate the cached PTE is processed by the IOMMU, the IOMMU may use the old PTE value or the new PTE value.

6.3.6. Accessed (A)/Dirty (D) bit updates and page promotions

When IOMMU supports hardware managed A and D bit updates, if software clears the A and/or D bit in the S/VS-stage and/or G-stage PTEs then software must invalidate corresponding PTE entries that may be cached by the IOMMU. If such invalidations are not performed, then the IOMMU may not set these bits when processing subsequent transactions that use such entries.

When software upgrades a page in S/VS-stage PTE and/or a G-stage PTE to a super-page without first clearing the original non-leaf PTEs valid bit and invalidating cached translations in the IOMMU then it is possible for the IOMMU to cache multiple entries that match a single address. The IOMMU may use either the old non-leaf PTE or the new non-leaf PTE but the behavior is otherwise well defined.

When promoting and/or demoting page sizes, software must ensure that the original and new PTEs have identical permission and memory type attributes and the physical address that is determined as a result of translation using either the original or the new PTE is otherwise identical for any given input. The only PTE update supported by the IOMMU without first clearing the V bit in the original PTE and executing an appropriate **IOTINVAL** command is to do a page size promotion or demotion. The behavior of the IOMMU if other attributes are changed in this fashion is implementation defined.

6.3.7. Device Address Translation Cache invalidations

When VS/S-stage and/or G-stage page tables are modified, invalidations may be needed to the DevATC in the devices that may have cached translations from the modified page tables. Invalidation of such page tables requires generating ATS invalidations using **ATS.INVALID** command. Software must specify the **PAYLOAD** following the rules defined in PCIe ATS specifications.

If software generates ATS invalidate requests at a rate that exceeds the average DevATC service rate then flow control mechanisms may be triggered by the device to throttle the rate and a side effect of this is congestion spreading to other channels and links and could lead to performance degradation. An ATS capable device publishes the maximum number of invalidations it can buffer before causing back-pressure through the Queue Depth field of the ATS capability structure. When the device is virtualized using PCIe SR-IOV, this queue depth is shared among all the VFs of the device. Software must limit the number of outstanding ATS invalidations queued to the device advertised limit.

The **RID** field is used to specify the routing ID of the ATS invalidation request message destination. A PASID specific invalidation may be performed by setting **PV=1** and specifying the PASID in **PID**. When the IOMMU supports multiple segments then the **RID** must be qualified by the destination segment number by setting **DSV=1** with the segment number provided in **DSEG**.

When ATS protocol is enabled for a device, the IOMMU may still cache translations in its IOATC in addition to providing translations to the DevATC. Software must not skip IOMMU translation cache invalidations even when ATS is enabled in the device context of the device. Since a translation request from the DevATC may be satisfied by the IOMMU from the IOATC, to ensure correct operation software must first invalidate the IOATC before sending invalidations to the DevATC.

6.3.8. Caching invalid entries

This specification does not allow the caching of S/VS/G-stage PTEs whose **V** (valid) bit is clear, non-leaf DDT entries whose **V** (valid) bit is clear, Device-context whose **V** (valid) bit is clear, non-leaf PDT entries whose **V** (valid) bit is clear, Process-context whose **V** (valid) bit is clear, or MSI PTEs whose **V** bit is clear.

Software need not perform invalidations when changing the **V** bit in these entries from 0 to 1.

6.3.9. Reconfiguring PMAs

Where platforms support dynamic reconfiguration of PMAs, a machine-mode driver is usually provided that can correctly configure the platform. In some platforms that might involve platform-specific operations and if the IOMMU must participate in these operations then platform-specific operations in the IOMMU are used by the machine-mode driver to perform such reconfiguration.

6.3.10. Guidelines for handling interrupts from IOMMU

IOMMU may generate an from the **CQ**, the **FQ**, the **PQ**, or the HPM. Each interrupt source may be configured with a unique vector or a vector may be shared among one or more interrupt sources. The interrupt may be delivered as a MSI or a wire-based-interrupt. The interrupt handler may perform the following actions:

1. Read the **ipsr** register to determine the source of the pending interrupts
2. If **ipsr.cip** bit is set then an interrupt is pending from the **CQ**.
 - a. Read the **cqcsr** register.
 - b. Determine if an error caused the interrupt and if so, the cause of the error by examining the state of the **cmd_to**, **cmd_ill**, and **cqmf** bits. If any of these bits are set then the **CQ** encountered an error and command processing is temporarily disabled.
 - c. If errors have occurred, correct the cause of the error and clear the bits corresponding to the corrected errors in **cqcsr** by writing 1 to the bits.
 - i. Clearing all error indication bits in **cqcsr** re-enables command processing.
 - d. An IOMMU that supports wired-interrupts may be requested to generate an interrupt from the command queue on completion of a **IOFENCE.C** command. This cause is indicated by the **fence_w_ip** bit. Note that command processing does not stop when **fence_w_ip** is set to 1. Software handler may re-enable interrupts from **CQ** on **IOFENCE.C** completions by clearing this bit by writing 1 to it.
3. If **ipsr.fip** bit is set then an interrupt is pending from the **FQ**.
 - a. Read the **fqcsr** register.
 - b. Determine if an error caused the interrupt and if so, the cause of the error by examining the state of the **fqmf** and **fqof** bits. If either of these bits are set then the **FQ** encountered an error and fault/event reporting is temporarily disabled.
 - c. If errors have occurred, correct the cause of the error and clear the bits corresponding to the corrected errors in **fqcsr** by writing 1 to the bits.

- i. Clearing all error indication bits in `cqcsr` re-enables fault/event reporting.
 - d. Read the `fqt` and `fqh` registers.
 - e. If value of `fqt` is not equal to value of `fqh` then the `FQ` is not empty and contains fault/event reports that need processing.
 - f. Process pending fault/event reports that need processing and remove them from the `FQ` by advancing the `fqh` by the number of records processed.
4. If `ipsr.pip` bit is set then an interrupt is pending from the `PQ`.
- a. Read the ``pqcsr`` register.
 - b. Determine if an error caused the interrupt and if so, the cause of the error by examining the state of the `pqmf` and `pqof` bits. If either of these bits are set then the `PQ` encountered an error and "Page Request" reporting is temporarily disabled.
 - c. If errors have occurred, correct the cause of the error and clear the bits corresponding to the corrected errors in `pqcsr` by writing 1 to the bits.
 - i. Clearing all error indication bits in `pqcsr` re-enables "Page Request" reporting.
 - d. Read the `pqt` and `pqh` registers.
 - e. If value of `pqt` is not equal to value of `pqh` then the `PQ` is not empty and contains "Page Request" messages that need processing.
 - f. Process pending "Page Request" messages that need processing and remove them from the `PQ` by advancing the `pqh` by the number of records processed.
 - i. If a `PQ` overflow condition caused the IOMMU to automatically respond to a "Page Request" with the "Last Request in PRG" flag set to 1, then software may observe an incomplete page-request group. Software should ignore the group and not service such groups.
5. If `ipsr.pmip` bit is set then an interrupt is pending from the HPM.
- a. Process the performance monitoring counter overflows.
6. For each source that was serviced in this process, clear the interrupt pending bit for the source by clearing the corresponding bit in `ipsr`.

6.4. Guidelines for enabling and disabling ATS and/or PRI

To enable ATS and/or PRI:

1. Place the device in an idle state such that no transactions are generated by the device.
2. If the device-context for the device is already valid then first mark the device-context as invalid and queue commands to the IOMMU to invalidate all cache G/S/VS-stage page table entries, DDT entries, MSI PT entries (if required), and PDT entries (if required).
3. Program the device-context with `EN_ATS` set to 1 and if required the `T2GPA` field set to 1. Set `EN_PRI` to 1 if required.
4. Mark the device-context as valid.

5. Enable device to use ATS and if required PRI.

To disable ATS and/or PRI:

1. Place the device in an idle state such that no transactions are generated by the device.
2. Disable ATS and/or PRI at the device
3. Set `EN_ATS` and/or `EN_PRI` to 0 in the device-context.
4. Queue commands to the IOMMU to invalidate all cached G/S/VS-stage page table entries, DDT entries, MSI PT entries (if required), and PDT entries (if required).
5. Queue commands to the IOMMU to invalidate DevATC by generating Invalidation Request messages.
6. Enable DMA operations in the device

Chapter 7. Hardware guidelines

This section provides guidelines to the system/hardware integrator of the IOMMU in the platform.

7.1. Integrating an IOMMU as a PCIe device

The IOMMU may be constructed as a PCIe device itself and be discoverable as a dedicated PCIe function with PCIe defined Base Class 08h, Sub-Class 06h, and Programming Interface 00h.

Such IOMMU must map the IOMMU registers defined in this specification as PCIe BAR mapped registers.

The IOMMU may support MSI or MSI-X or both. When MSI-X is supported, the MSI-X capability block must point to the `msi_tbl` in BAR mapped registers such that system software can configure MSI address and data pairs for each message supported by the IOMMU. The MSI-X PBA may be located in the same BAR or another BAR of the IOMMU. The IOMMU is recommended to support MSI-X capability.

7.2. Faults from PMA and PMP

The IO bridge may invoke a PMA and/or an PMP checker on memory accesses from IO devices or those generated by the IOMMU implicitly to access the in-memory data structures. When a memory access violates a PMA check or violates an PMP check, the IO bridge may abort the memory access as specified in [Section 7.3](#).

7.3. Aborting transactions

If the aborted transaction is an IOMMU initiated implicit memory access then the IO bridge signals such access faults to the IOMMU itself. The details of such signaling is implementation defined.

If the aborted transaction is a write then the IO bridge may discard the write; the details of how the write is discarded is implementation defined. If the IO protocol requires a response for write transactions (e.g., AXI) then a response as defined by the IO protocol may be generated by the IO bridge (e.g., SLVERR on BRESP - Write Response channel). For PCIe, for example, write transactions are posted and no response is returned when a write transaction is discarded.

If the faulting transaction is a read then the device expects a completion. The IO bridge may provide a completion to the device. The data, if returned, in such completion is implementation defined; usually it is a fixed value such as all 0 or all 1. A status code may be returned to the device in the completion to indicate this condition. For AXI, for example, the completion status is provided by SLVERR on RRESP (Read Data channel). For PCIe, for example, the completion status field may be set to "Unsupported Request" (UR) or "Completer Abort" (CA).

7.4. Reliability, Availability, and Serviceability (RAS)

The IOMMU may support a RAS architecture that specifies the methods for enabling error detection, logging the detected errors (including their severity, nature, and location), and

configuring means to report the error to an error handler.

Some errors, such as those in the IOATC, may be correctable by reloading the cached in-memory data structures when the error is detected. Such errors are not expected to affect the functioning of the IOMMU.

Some errors may corrupt critical internal of the IOMMU and such errors may lead the IOMMU to a failed state. Examples of such state may include registers such as the `ddtp`, `cqb`, etc. On entering such a failed state, the IOMMU may request the IO bridge to abort all incoming transactions.

Some errors, such as corruptions that occur within the internal data paths of the IOMMU, may not be correctable but the effects of such error may be contained to the transaction being processed by the IOMMU.

As part of processing a transaction, the IOMMU may need to read data from in-memory data structures such as the DDT, PDT, or S/VS/G-stage page tables. The provider (a memory controller or a cache) of the data may detect that the data requested has an uncorrectable error and signal that the data is corrupted and defer the error to the IOMMU. Such technique to defer the handling of the corrupted data to the consumer of the data is also commonly known as data poisoning. The effects of such errors may be contained to the transaction that caused the corrupted data to be accessed.

In the cases where the error effects the transaction being processed but otherwise allow the IOMMU to continue providing service, the IOMMU may abort (see [Section 7.3](#)) the transaction and report the fault by queuing a fault record in the `FQ`. The following cause codes are used to report such faulting transactions:

- DDT data corruption (cause = 268)
- PDT data corruption (cause = 269)
- MSI PT data corruption (cause = 270)
- MSI MRIF data corruption (cause = 271)
- Internal data-path error (cause = 272)
- For VS/S/G-stage PTE report the cause code defined by the RISC-V RAS specification.

If the IO bridge is not capable of signaling such deferred errors uniquely from other errors that prevent the IOMMU from accessing in-memory data structures then the IOMMU may report such errors as access faults instead of using the differentiated data corruption cause codes.