

ECEN 452-500: Ultra High Frequency Techniques
Spring 2016 – Prof. Huff
Lab 5

Go to the *Lab 5* subdirectory in the ECEN 452 GitHub directory *Labs* and download the HFSS project files “*ECEN452_Lab5_TRL.hfss*” and “*ECEN452_Lab5_PIN.hfss*”. Open each project file (File-Open...), then save them to the local drive of the computer you are running your simulations on and rename it by appending your team number to each file (e.g., “*ECEN452_LabX_TopicY_TeamZ*”).

Task 1: Design of a TRL calibration kit.

In this exercise you will complete the design of the Thru, Line, and Reflect microstrip calibration fixtures found in your “*ECEN452_Lab5_TRL_GroupX.hfss*” project file. These design files are named “*Thru*”, “*Line*”, and “*Reflect*”. You will be designing these for a $Z_0 = 50\ \Omega$ reference impedance on the 62 mil thick FR4 ($\epsilon_r = 4.1$, $\tan \delta = 0.01$) substrate to support a frequency range of 1 GHz to 5 GHz and provide a 15mm reference plane beyond the SMA end launch connectors.

Step 1: Calculate the physical width w of the microstrip lines required for this calibration kit and change all line widths in the design files.

Step 2: Calculate the design frequency of the calibration using $f_0 = \sqrt{f_L f_H}$ and the effective dielectric constant, and then use this information to determine the physical length (in mm) for a quarter-wavelength section of transmission line. Use this quarter-wavelength distance and the desired reference plane distance to set the lengths of the three calibration fixtures.

Step 3: Simulate all three designs using the simulation parameters provided in the design files.

Step 4: Use the de-embedding feature at each port (in each design file) and examine the S-parameters of each calibration fixture. First, verify that the *Thru* standard has zero phase and loss at the design frequency (but observe the behavior across the bandwidth). Next, verify that the *Line* standard is exactly 90 Deg. at the design frequency; if it is not, adjust this length of this section accordingly. Once you have determined the correct length, use the S-parameters to calculate the phase velocity of the line and the delay of the line standard. Last, examine the S-parameters of the *Reflect* standard and use them to extract the polynomial model of the capacitive open-circuit termination. (Hint: export the $\text{Im}(Z)$ plot data and convert reactance to capacitance. Then, use a curve fitting tool such as MATLAB or Excel to generate a 3rd order polynomial that fits the capacitance data)

Step 5: In lab, the TA will measure the three standards and provide you with the measured results.

Reporting Items: Provide a brief accounting of the activities in this section, including any calculations, etc. that you made. Discuss any modifications that were made after simulating the design, and include your rationale for making these modifications. Include plots of the magnitude and phase of the de-embedded calibration standards, and discuss any differences between the measured and simulated data.

Task 2: Design of an RF PIN diode series switch.

In this exercise you will examine the design of a PIN diode switch using quarter-wave bias tees found in your “*ECEN452_Lab5_PIN_GroupX.hfss*” project file, and compare simulated results to a fabricated design. You will be designing this switch for a reference impedance $Z_0 = 50\ \Omega$ on the 62 mil thick FR4 ($\epsilon_r = 4.1$, $\tan \delta = 0.01$) and a center frequency $f_0 = 2.5$ GHz. Your design should maintain a 10mm separation from the 15mm reference planes set by the TRL calibration.

Step 1: Calculate the physical width w of the $50\ \Omega$ microstrip line, and the physical width w_c for the two high impedance microwave chokes (quarter-wave short circuited stubs with $Z_0 = 100\ \Omega$).

Step 2: Calculate the physical length of the quarter-wavelength transmission lines used for the bias tees, and modify the design files “*SCGroundStub*” (this is the bias tee connected to RF and DC ground using a via) and “*SCBiasStub*” (this is the bias tee terminating with a bias capacitor $C_{Bias} = 47\ \text{nF}$ in series with a via and a bias resistor $R_{Bias} = 510\ \Omega$ with a via). Simulate these lines, and alter the length of the lines l_{SCG} and l_{SCB} to minimize the insertion loss through both structures at the design frequency.

Step 3: Modify the design file “*PINSeriesSwitch*” with the lengths and widths you obtained, and simulate the file. This file contains a global variable that has been set up to run the diode in both the “ON” and “OFF” states (by altering the equivalent circuit of the diode in the design). Observe the results.

Step 4: In lab, the TA will measure the PIN diode switch with you and provide the measured results.

Reporting Items: Provide a brief accounting of the activities in this section, including any calculations, etc. that you made. Discuss any modifications that were made after simulating the design, and include your rationale for making these modifications. Include plots of the switch in the “ON” and “OFF” states (magnitude in dB), and discuss any differences between the measured and simulated data.

http://www.skyworksinc.com/uploads/documents/Design_With_PIN_Diodes_200312D.pdf

<http://literature.cdn.keysight.com/litweb/pdf/5091-1943E.pdf>