
(a) Uniform 7-bit baseline
0 layers @ 6b, 73 @ 7b
(b) Sensitivity-guided Greedy
30 layers @ 6b, 43 @ 7b
(c) ILP (optimal)
30 layers @ 6b, 43 @ 7b
ADC bits
7
6
5
0
10
20
30
40
50
60
70
q/k/v_proj
out_proj
fc1
fc2
lm_head
Layer Index