## **INTEL 8086**

The INTEL 8086 is the first 16-bit processor released by INTEL in the year 1978. 8086 is packed in a 40 pin DIP and requires a 5 Volt supply. 8086 microprocessor has a much more powerful instruction set along with the architectural developments which imparted substantial programming flexibility and improvement in speed over the 8-bit microprocessors.

The peripheral chips designed earlier for 8085 were compatible with microprocessor 8086 with slight or no modifications. Though there is a considerable difference between the memory addressing techniques of 8085 and 8086, the memory interfacing technique similar, but includes the use of a few additional signals. The clock requirements are also different as compared to 8085, but the overall minimal system organisation of 8086 is similar to that of a general 8-bit microprocessor.

The 8086 does not have internal clock circuit. The 8086 requires an external asymmetric clock source with 33% duty cycle. The 8284 clock generator is used to generate the required clock for 8086. The maximum internal clock of 8086 is 5 MHz. The other versions of 8086 with different .clock rates are 8086-1, 8086-2 and 8086-4 with maximum internal clock frequency of 10MHz, 8MHz and 4MHz respectively.

The 8086 uses a 20-bit address to access memory and hence it can directly address upto one megabytes ( $2^{20} = 1$  Mega) of memory space. The one megabytes (1 Mb) of addressable memory space of 8086 are organised as two memory banks of 512 kilobytes each (512 kb + 512 kb 1Mb). The memory banks are called even (or lower) bank and odd (or upper) bank. The address line  $A_0$  is used to select even bank and the control signal BHE is used to select odd bank.

For accessing I/O mapped devices, the 8086 uses a separate 16-bit address, and so the 8086 can generate 64k (2<sup>16</sup>) I/O addresses. The signal M /IO is used to differentiate the memory and I/O addresses. For memory address the signal M /IO is asserted **high** and for I/O address the signal M /IO is asserted **low** by the processor.

The 8086 can operate in two modes, and they are minimum mode and maximum mode. The mode is decided by a signal at MN/MX pin. When the MN/MX is tied high, it works in minimum mode and the system is called uniprocessor system. When MN / MX is tied low, it works in maximum mode and the system is called multiprocessor system. Usually the pin MN/ MX is permanently tied to low or high so that the 8086 system can work in any one of the two modes. The 8086 can work with 8087 coprocessor in maximum mode. In this mode an external bus controller 8288 is required to generate bus control signals

The 8086 has two family of processors. They are 8086 and 8088. The 8088 uses 8-bit data bus externally but 8086 uses 16-bit data bus externally. The 8086 access memory in words but 8088 access memory in bytes. The IBM designed its first personal computer (PC) using INTEL 8088 microprocessor as CPU.

## PIN OUT SIGNALS AND FUNCTIONS OF 8086

The microprocessor 8086 is a 16-bit CPU available in three clock rates, i.e. 5, 8 and 10 MHz, packaged in a 40 pin CERDIP or plastic package. The 8086 operates in single processor or multiprocessor configurations to achieve high performance. The pin configuration is shown in Fig. 1.1. Some of the pins serve a particular function in minimum mode (single processor mode) and others function in maximum mode (multiprocessor mode) configuration.

The 8086 signals can be categorised in three groups. The first are the signals having common functions in minimum as well as maximum mode, the second are the signals which have special functions for minimum mode and the third are the signals having special functions for maximum mode.




Fig. 1.1 Pin Configuration of 8086

The following signal descriptions are common for both the minimum and maximum modes.

 $AD_{15}$  --  $AD_0$  These are the time multiplexed memory I/O address and data lines. Address remains on the lines during  $T_1$  state, while the data is available on the data bus during  $T_2$ ,  $T_3$ ,  $T_w$  and  $T_4$ . Here  $T_2$ ,  $T_3$ ,  $T_4$  and  $T_w$  are the clock states of a machine cycle.  $T_w$  is a wait state. These lines are active high and float to a tristate during interrupt acknowledge and local bus hold acknowledge cycles.

 $A_{19}/S_6$ ,  $A_{18}/S_5$ ,  $A_{17}/S_4$ ,  $A_{16}/S_3$  These are the time multiplexed address and status lines. During  $T_1$ , these are the most significant address lines for memory operations. During I/O operations, these lines are low. During memory or I/O operations, status information is

available on those lines for  $T_2$ ,  $T_3$ ,  $T_w$  and  $T_4$ . The status of the interrupt enable flag bit (displayed on  $S_5$ ) is updated at the beginning of each clock cycle. The  $S_4$  and  $S_3$  combinedly indicate which segment register is presently being used for memory accesses as shown in Table 1.1. These lines float to tri-state off (tristated) during the local bus hold acknowledge. The status line  $S_6$  is always low (logical). The address bits are separated from the status bits using latches controlled by the ALE signal.

Table 1.1

| S4 | S3 | Indications    |
|----|----|----------------|
| 0  | 0  | Alternate Data |
| 0  | 1  | Stack          |
| 1  | 0  | Code or none   |
| 1  | 1  | Data           |

**BHE** / **S7-Bus High Enable/Status** The bus high enable signal is used to indicate the transfer of data over the higher order ( $D_{15}$ — $D_{8}$ ) data bus as shown in Table 1.2. It goes low for the data transfers over  $D_{15}$ — $D_{8}$  and is used to derive chip selects of odd address memory bank or peripherals. BHE is low during  $T_{1}$  for read, write and interrupt acknowledge cycles, whenever a byte is to be transferred on the higher byte of the data bus. The status information is available during  $T_{2}$ ,  $T_{3}$  and  $T_{4}$ . The signal is active low and is tristated during 'hold'. It is low during  $T_{1}$  for the first pulse of the interrupt acknowledge cycle.

Table 1.2 Bus High Enable/Status

| BHE | $A_0$ | Indications                        |
|-----|-------|------------------------------------|
| 0   | 0     | Whole Word                         |
| 0   | 1     | Upper byte from or to odd address  |
| 1   | 0     | Lower byte from or to even address |
| 1   | 1     | None                               |

**RD-Read** Read signal, when low, indicates the peripherals that the processor is performing a memory or I/O read operation.  $\overline{RD}$  is active low and shows the state for  $T_2$ ,  $T_3$ ,  $T_w$  of any read cycle. The signal remains tristated during the 'hold acknowledge'.

**READY** This is the acknowledgement from the slow devices or memory that they have completed the data transfer. The signal made available by the devices is synchronized by the 8284A clock generator to provide ready input to the 8086. The signal is active high.

**INTR- Interrupt Request** This is a level triggered input. This is sampled during the last clock cycle of each instruction to determine the availability of the request. If any interrupt request is pending, the processor enters the interrupt acknowledge cycle. This can be internally masked by resetting the interrupt enable flag. This signal is active high and internally synchronized.

**TEST** This input is examined by a 'WAIT' instruction. If the TEST input goes low, execution will continue, else, the processor remains in an idle state. The input is synchronized internally during each clock cycle on leading edge of clock.

**NMI-Non-maskable Interrupt** This is an edge-triggered input which causes a Type2 interrupt. The NMI is not maskable internally by software. A transition from low to high initiates the interrupt response at the end of the current instruction. This input is internally synchronized.

**RESET** This input causes the processor to terminate the current activity and start execution from FFFF0H. The signal is active high and must be active for at least four clock cycles. It restarts execution when the RESET returns low. RESET is also internally synchronised.

**CLK-Clock Input** The clock input provides the basic timing for processor operation and bus control activity. Its an asymmetric square wave with 33% duty cycle. The range of frequency for different 8086 versions is from 5MHz to 10MHz.

**Vcc** +5V power supply for the operation of the internal circuit.

**GND** ground for the internal circuit.

 $\overline{MN}/\overline{MX}$  The logic level at this pin decides whether the processor is to operate in either minimum (single processor) or maximum (multiprocessor) mode.

The following pin functions are for the **minimum mode** operation of 8086.

M /  $\overline{I/O}$  -Memory/IO This is a status line logically equivalent to S2 in maximum mode. When it is low, it indicates the CPU is having an I/O operation, and when it is high, it indicates that the CPU is having a memory operation. This line becomes, active in the previous  $T_4$  and remains active till final  $T_4$  of the current cycle. It is tristated during local bus "hold acknowledge".

**INTA** -Interrupt Acknowledge This signal is used as a read strobe for interrupt acknowledge cycles. In other words, when it goes low, it means that the processor has accepted the interrupt. It is active low during  $T_2$ ,  $T_3$ , and  $T_w$  of each interrupt acknowledge cycle.

**ALE-Address Latch Enable** This output signal indicates the availability of the valid address on the address/data lines, and is connected to latch enable input of latches. This signal is active high and is never tristated.

 $\overline{DT/R}$ -Data Transmit/Receive This output is used to decide the direction of data flow through the transreceivers (bidirectional buffers). When the processor sends out data, this signal is high and when the processor is receiving data, this signal is low. Logically, this is equivalent to  $S_1$  in maximum mode. Its timing is the same as M/I/O. This is  $\overline{trist}$  ated during 'hold acknowledge'.

**DEN-Data Enable** This signal indicates the availability of valid data over the address/data lines. It is used to enable the transreceivers (bidirectional buffers) to separate the data from the multiplexed address/data signal. It is active from the middle of T<sub>2</sub> until the middle of T<sub>4</sub>. DEN is tristated during 'hold acknowledge' cycle.

**HOLD, HLDA-Hold /Hold Acknowledge** When the HOLD line goes high, it indicates to the processor that another master is requesting the bus access. The processor, after receiving the HOLD request, issues the hold acknowledge signal on HLDA pin, in the middle of the next clock cycle after completing the current bus (instruction) cycle. At the

same time, the processor floats the local bus and control lines. When the processor detects the HOLD line low, it lowers the HLDA signal. HOLD is an asynchronous input, and it should be externally synchronized.

If the DMA request is made while the CPU is performing a memory or I/O cycle, it will release the local bus during T<sub>4</sub> provided:

- 1. The request occurs on or before  $T_2$  state of the current cycle.
- 2. The current cycle is not operating over the lower byte of a word (or operating on an odd address).
- 3. The current cycle is not the first acknowledge of an interrupt acknowledge sequence.
- 4. A Lock instruction is not being executed.

The following pin functions are applicable **for maximum mode** operation of 8086.

 $\overline{S_2}$ ,  $\overline{S_1}$ ,  $\overline{S_0}$  - Status Lines These are the status lines which reflect the type of operation, being carried out by the processor. These become active during  $T_4$  of the previous cycle and remain active during  $T_1$  and  $T_2$  of the current bus cycle. The status lines return to passive state during  $T_3$  of the current bus cycle so that they may again become active for the next bus cycle during  $T_4$ . Any change in these lines during  $T_3$  indicates the starting of a new cycle, and return to passive state indicates end of the bus cycle. These status lines are encoded in Table 1.3.

**Table 1.3** 

| $\overline{S_2}$ | $\overline{S_1}$ | $\overline{S_0}$ | Indications           |
|------------------|------------------|------------------|-----------------------|
| 0                | 0                | 0                | Interrupt Acknowledge |
| 0                | 0                | 1                | Read I/O port         |
| 0                | 1                | 0                | Write I/O port        |
| 0                | 1                | 1                | Halt                  |
| 1                | 0                | 0                | Code Access           |
| 1                | 0                | 1                | Read Memory           |
| 1                | 1                | 0                | Write memory          |
| 1                | 1                | 1                | Passive               |

 $\overline{LOCK}$  This output pin indicates that other system bus masters will be prevented from the system bus, while the LOCK signal is low. The LOCK signal is activated by the  $\overline{LOCK}$  prefix instruction and remains active until the completion of the next instruction. This floats to tri-state off during "hold acknowledge". When the CPU is executing a critical instruction which requires the system bus, the LOCK prefix instruction ensures that other processors connected in the system will not gain the control of the bus. The 8086, while executing the prefixed instruction, asserts the bus lock signal output, which may be connected to an external bus controller.

 $QS_1$ ,  $QS_0$ -Queue Status These lines give information about the status of the code prefetch queue. These are active during the CLK cycle after which the queue operation is performed. These are encoded as shown in Table 1.4.

**Table 1.4** 

| $QS_1$ | $QS_2$ | Indications                         |
|--------|--------|-------------------------------------|
| 0      | 0      | No operation                        |
| 0      | 1      | First byte of Opcode from the queue |
| 1      | 0      | Empty queue                         |
| 1      | 1      | Subsequent byte from the queue      |
|        |        |                                     |

This modification in a simple fetch and execute architecture of a conventional microprocessor offers an added advantage of pipelined processing of the instructions. The 8086 architecture has a 6-byte instruction prefetch queue. Thus even the largest (6-bytes) instruction can be prefetched from the memory and stored in the prefetch queue. This results in a faster execution of the instructions. In 8085, an instruction (opcode and operand) is fetched, decoded and executed and only after the execution of this instruction, the next one is fetched. By prefetching the instruction, there is a considerable speeding up in instruction execution in 8086. This scheme is known as *instruction pipelining*.

At the starting the CS: IP is loaded with the required address from which the execution is At the starting the CS: IP is loaded with the required address from which the execution is to be started. Initially, the queue will be empty and the microprocessor starts a fetch operation to bring one byte (the first byte) of instruction code, if the CS: IP address is odd or two bytes at a time, if the CS: IP address is even. The first byte is a complete opcode in case of some instructions (one byte opcode instruction) and it is a part of opcode, in case of other instructions (two byte long opcode instructions), the remaining part of opcode may lie in the second byte. But invariably the first byte of an instruction is an opcode. These opcodes along with data are fetched and arranged in the queue. When the first byte from the queue goes for decoding and interpretation, one byte in the queue becomes empty and subsequently the queue is updated. The microprocessor does not perform the next fetch operation till at least two bytes of the instruction queue are emptied. The instruction execution cycle is never broken for fetch operation. After decoding the first byte, the decoding circuit decides whether the instruction is of single opcode byte or double opcode byte. If it is single opcode byte, the next bytes are treated as data bytes depending upon the decoded instruction length, otherwise, the next byte in the queue is treated as the second byte of the instruction opcode. The second byte is then decoded in continuation with the first byte to decide the instruction length and the number of subsequent bytes to be treated as instruction data. The queue is updated after every byte is read from the queue but the fetch cycle is initiated by BIU only if at least two bytes of the queue are empty and the EU may be concurrently executing the fetched instructions.

The next byte after the instruction is completed is again the first opcode byte of the next instruction. A similar procedure is repeated till the complete execution of the program. The main point to be noted here is that the fetch operation of the next instruction is overlapped with the execution of the current instruction. As shown in the architecture, there are two separate units, namely, execution unit and bus interface unit while the execution unit is busy in executing an instruction, after it is completely decoded, the bus interface unit may be fetching the bytes of the next instruction from memory, depending upon the queue status. Figure 1.2 explains the queue operation.




Fig. 1.2 The Queue Operation.

 $\overline{RQ}/\overline{GT_0}$ ,  $\overline{RQ}/\overline{GT_1}$ -Request/Grant These pins are used by other local bus masters, in maximum mode, to force the processor to release the local bus at the end of the processor's current bus cycle. Each of the pins is bidirectional with  $\overline{RQ}/\overline{GT_0}$  having higher priority than  $\overline{RQ}/\overline{GT_1}$ .  $\overline{RQ}/\overline{GT}$  pins have internal pull-up resistors and may be left unconnected. The request/grant sequence is as follows:

- 1. A pulse one clock wide from another bus master requests the bus access to 8086.
- 2. During T4 (current) or T1 (next) clock cycle, a pulse one clock wide from 8086 to the requesting master, indicates that the 8086 has allowed the local bus to float and that it will enter the "hold acknowledge" state at next clock cycle. The CPU's bus interface unit is likely to be disconnected from the local bus of the system.
- A one clock wide pulse from another master indicates to 8086 that the 'hold' request is about to end and the 8086 may regain control of the local bus at the next clock cycle.

Thus each master to master exchange of the local bus is a sequence of 3 pulses. There must be at least one dead clock cycle after each bus exchange. The request and grant pulses are active low. For the bus requests those are received while 8086 is performing memory or I/O cycle, the granting of the bus is governed by the rules as discussed in case of HOLD and HLDA in minimum mode.

## **REGISTERORGANISATION OF 8086**

8086 has a powerful set of registers containing general purpose and special purpose registers. All the registers of 8086 are 16-bit registers. The general purpose registers, can be used as either 8-bit registers or 16-bit registers. The general purpose registers are either used for holding data, variables and intermediate results temporarily or for other purposes like a counter or for storing offset address for some particular addressing modes etc. The special purpose registers are used as segment registers, pointers, index registers or as offset storage registers for particular addressing modes.

## **General Data Registers**

Figure 1.3 shows the register organisation of 8086. The registers AX, BX, CX and DX are the general purpose 16-bit registers. AX is used as 16-bit accumulator, with the lower 8-bits of AX designated as AL and higher 8-bits as AH. AL can be used as an 8-bit accumulator for 8-bit operations. This is the most important general purpose register having multiple functions.




Fig. 1.3 Register organisation of 8086

Usually the letters L and H specify the lower and higher bytes of a particular register. For example, CH means the higher 8-bits of the CX register and CL means the lower 8-bits of the CX register. The letter X is used to specify the complete 16-bit register. The register CX is also used as a default counter in case of string and loop instructions. The register BX is used as offset storage for forming physical addresses in case of certain addressing modes. DX register is a general purpose register which may be used as an implicit operand or destination in case of a few instructions.

## **Segment Registers**

Unlike 8085, the 8086 addresses a segmented memory. The complete 1 megabyte memory, which the 8086 is able to address, is divided into 16 logical segments. Each segment thus contains 64 Kbytes of memory. There are four segment registers, viz. Code Segment Register (CS), Data Segment Register (DS), Extra Segment Register (ES) and Stack Segment Register (SS). The code segment register is used for addressing a memory location in the code segment of the memory, where the executable program is stored. Similarly, the data segment register points to the data segment of the memory, where the data is resided. The extra segment also refers to a segment which essentially is another data segment of the memory. Thus the extra segment also contains data. The stack segment register is used for addressing stack segment of memory. The stack segment is that segment of memory which is used to store stack data. The CPU uses the stack for temporarily storing important data, e.g. the contents of the CPU registers which will be required at a later stage. The stack grows down, i.e. the data is pushed onto the stack in the memory locations with decreasing addresses. When this information will be required by the CPU, they will be popped off from the stack. While addressing any location in the memory bank, the physical address is calculated from two parts, the first is segment address and the second is offset. The segment registers contain 16-bit segment base addresses, related to different segments. Any of the pointers and index registers or BX may contain the offset of the location to be addressed. The advantage of this scheme is that in place of maintaining a 20-bit register for a physical address, the processor just maintains two 16-bit registers which are within the word length capacity of the machine. Thus the CS, DS, SS and ES segment registers respectively contain the segment addresses for the code, data, stack and extra segments of memory. It may be noted that all these segments are the logical segments. They may or may not be physically separated. In other words, a single segment may require more than one memory chip or more than one segment may be accommodated in a single memory chip.

## **Pointers and Index Registers**

The pointers contain offset within the particular segments. The pointers IP, BP and SP usually contain offsets within the code, data and stack segments respectively. The index registers are used as general purpose registers as well as for offset storage in case of indexed, based indexed and relative based indexed addressing modes. The register SI is

generally used to store the offset of source data in data segment while the register DI is used to store the offset of destination in data or extra segment. The index registers are particularly useful for string manipulations.

## Flag Register

The 8086 flag register contents indicate the results of computations in the ALU. It also contains some flag bits to control the CPU operations. 8086 has a 16-bit flag register which is divided into two parts, viz. (a) condition code or status flags and (b) machine control flags. The condition code flag register is the lower byte of the 16-bit flag register along with the overflow flag. The condition code flag register is identical to 8085 flag register, with an additional overflow flag, which is not present in 8085. This part of the flag register of 8086 reflects the results of the operations performed by ALU. The control flag register is the higher byte of the flag register of 8086. It contains three flags, viz. direction flag (D), interrupt flag (I) and trap flag (T).

The complete bit configuration of 8086 flag register is shown in Fig. 1.4.




Fig. 1.4 Flag Register of 8086

The description of each flag bit is as follows:

*S-Sign Flag* This flag is set, when the result of any computation is negative. For signed computations, the sign flag equals the MSB of the result.

**Z-Zero Flag** This flag is set, if the result of the computation or comparison performed by the previous instruction/instructions is zero.

**P-Parity Flag** This flag is set to 1, if the lower byte of the result contains even number of 1s.

*C-Carry Flag* This flag is set, when there is a carry out of MSB in case of addition or a borrow in case of subtraction. For example, when two numbers are added, a carry may be generated out of the most significant bit position. The carry flag, in this case, will be set to '1'. In case, no carry is generated, it will be '0'. Some other instructions also affect or use this flag and will be discussed later in this text.

**T-Trap Flag** If this flag is set, the processor enters the single step execution mode. In other words, a trap interrupt is generated after execution of each instruction. The processor executes the current instruction and the control is transferred to the Trap interrupt service routine.

*I-Interrupt Flag* If this flag is set, the maskable interrupts are recognised by the CPU, otherwise, they are ignored.

**D-Direction Flag** This is used by string manipulation instructions. If this flag bit is '0', the string is processed beginning from the lowest address to the highest address, i.e. auto incrementing mode. Otherwise, the string is processed from the highest address towards the lowest address, i.e. auto decrementing mode.

**AC-Auxiliary Carry Flag** This is set, if there is a carry from the lowest nibble, i.e. bit three, during addition or borrow for the lowest nibble, i.e. bit three, during subtraction.

*O-Overflow Flag* This flag is set, if an overflow occurs, i.e. if the result of a signed operation is large enough to be accommodated in a destination register. For example, in case of the addition of two signed numbers, if the result overflows into the sign bit, i.e. the result is of more than 7-bits in size in case of 8-bit signed operations and more than 15-bits in size in case of 16-bit signed operations, then the overflow flag will be set.

## **ARCHITECTURE**

The architecture of 8086 provides a number of improvements over 8085 architecture. It supports a 16-bit ALU, a set of 16-bit registers and provides segmented memory addressing capability, a rich instruction set, powerful interrupt structure, fetched instruction queue for overlapped fetching and execution etc. The internal block diagram, shown in Fig.1.5, describes the overall organization of different units inside the chip.




Fig. 1.5 8086 Architecture

The complete architecture of 8086 can be divided into two parts (a) Bus Interface Unit (BIU) and (b) Execution Unit (EU). The bus interface unit contains the circuit for physical address calculations and a predecoding instruction byte queue (6 bytes long). The bus interface unit makes the system bus signals available for external interfacing of the devices. In other words, this unit is responsible for establishing communications with external devices and peripherals including memory via the bus. The 8086 addresses a segmented memory. The complete physical address which is 20-bits long is generated using segment and offset registers, each 16-bit long.

For generating a physical address from contents of these two registers, the content of a segment register also called as segment address is shifted 1eft bitwise four times and to this result, content of an offset register also called as offset address is added, to produce a 20-bit physical address. For example, if the segment address is 1005H and the offset is 5555H, then the physical address is calculated as below.

Segment address —> 1005H Offset address —> 5555H Segment address -> 1005H -> 0001 0000 0000 0101 Shifted by 4 bit positions —> 0001 0000 0000 0101 0000 +Offset address 0101 0101 0101 0101 0001 0101 0101 1010 0101 Physical address —> 1 5 5 Α 5

Thus the segment addressed by the segment value 1005H can have offset values from 0000H to FFFFH within it, i.e. maximum 64K locations may be accommodated in the segment. Thus he segment register indicates the base address of a particular segment, while the offset indicates the distance of the required memory location in the segment from the base address. Since the offset is a 16-bit number, each segment can have a maximum of 64K locations. The bus interface unit has a separate adder to perform this procedure for obtaining a physical address while addressing memory. The segment address value is to be taken from an appropriate segment register depending upon whether code, data or stack are to be accessed, while the offset may be the content of IP, BX, SI, DI,SP or an immediate 16-bit value, depending upon the addressing mode.

In case of 8085, once the opcode is fetched and decoded, the external bus remains free for some time, while the processor internally executes the instruction. This time slot is utilised in 8086 to achieve the overlapped fetch and execution cycles. While the fetched instruction is executed internally, the external bus is used to fetch the machine code of the next instruction and arrange it in a queue called as predecoded instruction byte queue. It is a 6 bytes long, first-in first-out structure. The instructions from the queue are taken for decoding sequentially. Once a byte is decoded, the queue is rearranged by pushing it out and the queue status is checked for the possibility of the next opcode fetch cycle. While the opcode is fetched by the bus interface unit (BIU), the execution unit (EU) executes the previously decoded instruction concurrently. The BIU along with the execution unit (EU) thus forms a pipeline. The bus interface unit thus manages the complete interface of execution unit with memory and I/O devices, of course, under the control of the timing and control unit.

The execution unit contains the register set of 8086 except segment registers and IP. It has a 16-bit ALU, able to perform arithmetic and logic operations. The 16-bit flag register reflects the results of execution by the ALU. The decoding unit decodes the opcode bytes issued from the instruction byte queue. The timing and control unit derives the necessary control signals to execute the instruction opcode received from the queue, depending upon the information made available by the decoding circuit. The execution unit may pass the results to the bus interface unit for storing them in memory.

## **Memory Segmentation**

The memory in an 8086/8088 based system is organised as segmented memory. In this scheme, the complete physically available memory may be divided into a number of logical segments. Each segment is 64K bytes in size and is addressed by one of the segment registers. The 16-bit contents of the segment register actually point to the starting location of a particular segment. To address a specific memory location within a segment, we need an offset address. The offset address is also 16-bit long so that the maximum offset value can be FFFFH, and the maximum size of any segment is thus 64K locations.

The CPU 8086 is able to address 1Mbytes of physical memory. The complete 1Mbytes memory can be divided into 16 segments, each of 64Kbytes size. The addresses of the segments may be assigned as 0000H to F000H respectively. The offset address values are from 0000H to 'FFFH so that the physical addresses range from 00000H to FFFFFH. In the above said case, the segments are called non-overlapping segments. The non-overlapping segments are shown in Fig. 1.6(a). In some cases, however, the segments may be overlapping. Suppose a segment starts at a particular address and its maximum size can be 64Kbytes. But, if another segment starts before this 64Kbytes location of the first segment, the two segments are said to be overlapping segments. The area of memory from the start of the second segment to the possible end of the first segment is called as overlapped segment area. Figure 1.6(b) explains the phenomenon more clearly. The locations lying in the overlapped area may be addressed by the same physical address generated from two different Sets of segment and offset addresses.




Fig. 1.6 (a) Non-overlapping Segments

Fig. 1.6 (b) Overlapping Segments

The main advantages of the segmented memory scheme are as follows:

- 1. Allows the memory capacity to be 1Mbytes although the actual addresses to be handled are of 16-bit size.
- 2. Allows the placing of code, data and stack portions of the same program in different parts (segments) of memory, for data and code protection.

3. Permits a program and/or its data to be put into different areas of memory each time program is executed, i.e. provision for relocation may be done.

In the Overlapped Area Locations Physical Address =  $CS_1 + IP_1 = CS_2 + IP_2$  indicates the procedure of physical address formation.

## **GENERAL BUS OPERATION**

The 8086 has a combined address and data bus commonly referred to as a time multiplexed address and data bus. The main reason behind multiplexing address and data over the same pins is the maximum utilisation of processor pins and it facilitates the use of 40 pin standard DIP package. The bus can be demultiplexed using a few latches and transreceivers, whenever required.

Basically, all the processor bus cycles consist of at least four clock cycles. These are referred to as  $T_1$ ,  $T_2$ ,  $T_3$  and  $T_4$ . The address is transmitted by the processor during  $T_1$ . It is present on the bus only for one cycle. During  $T_2$ , i.e. the next cycle, the bus is tristated for changing the direction of bus for the following data read cycle. The data transfer takes place during  $T_3$  and  $T_4$ . In case, an addressed device is slow and shows 'NOT READY' status the wait states  $T_w$  are inserted between  $T_3$  and  $T_4$ . These clock states during wait period are called idle states  $(T_i)$ , wait states  $(T_w)$  or inactive states. The processor uses these cycles for internal housekeeping. The address latch enable (ALE) signal is emitted during  $T_1$  by the processor (minimum mode) or the bus controller (maximum mode) depending upon the status of the  $MN/\overline{MX}$  input. The negative edge of this ALE pulse is used to separate the address and the data or status information. In maximum mode, the status lines  $\overline{S_0}$ ,  $\overline{S_1}$  and  $\overline{S_2}$  are used to indicate the type of operation. Status bits  $\overline{S_3}$  to  $\overline{S_7}$  are multiplexed with higher order address bits and the  $\overline{BHE}$  signal. Address is valid during  $T_1$  while the status bits  $S_3$  to  $S_7$  are valid during  $T_2$  through  $T_4$ . The Fig.1.7 shows a general bus operation cycle of 8086.




Fig. 1.7 General Bus Operation Cycle in Maximum Mode

## MINIMUM MODE 8086 SYSTEM AND TIMINGS

In a minimum mode 8086 system, the microprocessor 8086 is operated in minimum mode by strapping its  $MN/\overline{MX}$  pin to logic 1. In this mode, all the control signals are given out by the microprocessor chip itself. There is a single microprocessor in the minimum mode system. The remaining components in the system are latches, transreceivers, clock generator, memory and I/O devices. Some type of chip selection logic may be required for selecting memory or I/O devices, depending upon the address map of the system.

The latches are generally buffered output D-type flip-flops, like, 74LS373 or 8282. They are used for separating the valid address from the multiplexed address/data signals and are controlled by the ALE signal generated by 8086. Transreceivers are the bidirectional buffers and some times they are called as data amplifiers. They are required to separate the valid data from the time multiplexed address/data signal. They are controlled by two

signals, namely,  $\overline{DEN}$  and  $\overline{DT/R}$ . The  $\overline{DEN}$  signal indicates that the valid data is available on the data bus, while  $\overline{DT/R}$  indicates the direction of data, i.e. from or to the processor. The system contains memory for the monitor and users program storage. Usually, EPROMS are used for monitor storage, while RAMs for users program storage. A system may contain I/O devices for communication with the processor as well as some special purpose I/O devices. The clock generator generates the clock from the crystal oscillator and then shapes it and divides to make it more precise so that it can be used as an accurate timing reference for the system. The clock generator also synchronizes some external signals with the system clock. The general system organisation is shown in Fig. 1.8. Since it has 20 address lines and 16 data lines, the 8086 CPU requires three octal address latches and two octal data buffers for the complete address and data separation.




Fig.1.8 Minimum Mode 8086 System

The working of the minimum mode configuration system can be better described in terms of the timing diagrams rather than qualitatively describing the operations. The opcode fetch and read cycles are similar. Hence the timing diagram can be categorized in two parts, the first is the timing diagram for read cycle and the second is the timing diagram for write cycle.

The read cycle begins in  $T_1$  with the assertion of the address latch enable (ALE) signal and also M/IO signal. During the negative going edge of this signal, the valid address is latched on the local bus. The BHE and A0 signals address low, high or both bytes. From  $T_1$  to  $T_4$ , the M/ $\overline{IO}$  signal indicate a memory or I/O operation. At  $T_2$ , the address is removed from the local bus and is sent to the output. The bus is then tristated. The read  $(\overline{RD})$  control signal is also activated in  $T_2$ . The read  $(\overline{RD})$  signal causes the addressed device to enable its data bus drivers. After  $\overline{RD}$  goes low, the valid data is available on the data bus. The addressed device will drive the READY line high. When the processor returns the read signal to high level, the addressed device will again tristate its bus drivers.

A write cycle also begins with the assertion of ALE and the emission of the address. The  $M/\overline{IO}$  signal is again asserted to indicate a memory or I/O operation. In  $T_2$ , after sending the address in  $T_1$ , the processor sends the data to be written to the addressed location. The data remains on the bus until middle of  $T_4$  state. The  $\overline{WR}$  becomes active at the beginning of  $T_2$  (unlike  $\overline{RD}$  is somewhat delayed in  $T_2$  to provide time for floating).

The BHE and  $A_0$  signals are used to select the proper byte or bytes of memory or I/O word to be read or written.

The  $M/\overline{IO}$ ,  $\overline{RD}$  and  $\overline{WR}$  signals indicate the types of data transfer as specified in Table 1.5.

| M/ ĪO | RD | WR | Indications  |
|-------|----|----|--------------|
| 0     | 0  | 1  | I/O Read     |
| 0     | 1  | 0  | I/O Write    |
| 1     | 0  | 1  | Memory Read  |
| 1     | 1  | 0  | Memory Write |
|       |    |    |              |

Figure 1.9(a) shows the read cycle while the Fig. 1.9(b) shows the write cycle.




Fig. 1.9(a) Read Cycle Timing Diagram for Minimum Mode




Fig. 1.9(b) Write Cycle Timing Diagram for Minimum Operation

## MAXIMUM MODE 8086 SYSTEM AND TIMINGS

In the maximum mode, the 8086 is operated by strapping the  $MN/\overline{MX}$  pin to ground. In this mode, the processor derives the status signals  $\overline{S_2}$ ,  $\overline{S_1}$  and  $\overline{S_0}$ . Another chip called bus controller derives the control signals using this status information. In the maximum mode, there may be more than one microprocessor in the system configuration. The other components in the system are the same as in the minimum mode system.

The basic functions of the bus controller chip 1C8288, is to derive control signals like  $\overline{RD}$  and  $\overline{WR}$  (for memory and I/O devices),  $\overline{DEN}$ ,  $\overline{DT/R}$ , ALE, etc. using the information made available by the processor on the status lines. The bus controller chip has input lines and  $\overline{S_2}$ ,  $\overline{S_1}$  and  $\overline{S_0}$  CLK. These inputs to 8288 are driven by the CPU. It derives the outputs ALE,  $\overline{DEN}$ ,  $\overline{DT/R}$ ,  $\overline{MRDC}$ ,  $\overline{MWTC}$ ,  $\overline{AMWC}$ ,  $\overline{IORC}$ ,  $\overline{IOWC}$  and  $\overline{AIOWC}$ . The  $\overline{AEN}$ , IOB and CEN pins are specially useful for multiprocessor systems.  $\overline{AEN}$  and IOB are generally grounded. CEN pin is usually tied to +5V. The significance of the MCE/ $\overline{PDEN}$  output depends upon the status of the IOB pin. If IOB is grounded, it acts as master cascade enable to control cascaded 8259A, else it acts as peripheral data enable used in the multiple bus configurations.  $\overline{INTA}$  pin is used to issue two interrupt acknowledge pulses to the interrupt controller or to an interrupting device.

IORC, IOWCare I/O read command and I/O write command signals respectively. These signals enable an IO interface to read or write the data from or to the addressed port. The  $\overline{\text{MRDC}}$ ,  $\overline{\text{MWTC}}$  are memory read command and memory write command signals respectively and may be used as memory read and write signals. All these command signals instruct the memory to accept or send data from or to the bus. For both of these write command signals, the advanced signals namely  $\overline{\text{AMWC}}$  and  $\overline{\text{AIOWC}}$  are available. They also serve the same purpose, but are activated one clock cycle earlier than the  $\overline{\text{IOWC}}$  and  $\overline{\text{MWTC}}$  signals, respectively. The maximum mode system is shown in Fig. 1.10.

The maximum mode system timing diagrams are also divided in two portions as read (input) and write (output) timing diagrams. The address/data and address/status timings are similar to the minimum mode. ALE is asserted in  $T_1$ , just like minimum mode. The only difference lies in the status signals used and the available control and advanced command signals.




Fig. 1.10 Maximum Mode 8086 System



# 8254 PROGRAMMABLE INTERVAL TIMER

- Compatible with All Intel and Most Other Microprocessors
- Handles Inputs from DC to 10 MHz
  - 8 MHz 8254
  - 10 MHz 8254-2
- Status Read-Back Command

- Six Programmable Counter Modes
- Three Independent 16-Bit Counters
- **■** Binary or BCD Counting
- Single +5V Supply
- Available in EXPRESS
  - Standard Temperature Range

The Intel 8254 is a counter/timer device designed to solve the common timing control problems in microcomputer system design. It provides three independent 16-bit counters, each capable of handling clock inputs up to 10 MHz. All modes are software programmable. The 8254 is a superset of the 8253.

The 8254 uses HMOS technology and comes in a 24-pin plastic or CERDIP package.




Figure 1. 8254 Block Diagram




Figure 2. Pin Configuration

September 1993 Order Number: 231164-005



**Table 1. Pin Description** 

| Symbol                          | Pin<br>No. | Туре |                  |                   | Name and Function   |
|---------------------------------|------------|------|------------------|-------------------|---|
| D <sub>7</sub> -D <sub>0</sub>  | 1–8        | I/O  | DATA<br>data k   |                   | ectional three state data bus lines, connected to system  |
| CLK 0                           | 9          | I    | CLOC             | CK 0: Cl          | ock input of Counter 0.   |
| OUT 0                           | 10         | 0    | OUTF             | PUT 0: C          | Output of Counter 0.  |
| GATE 0                          | 11         | ı    | GATE             | <b>0:</b> Gate    | e input of Counter 0.   |
| GND                             | 12         |      | GRO              | JND: Po           | wer supply connection.  |
| V <sub>CC</sub>                 | 24         |      | POW              | <b>ER:</b> +5     | V power supply connection.  |
| WR                              | 23         | I    | WRIT             | E CON             | <b>FROL:</b> This input is low during CPU write operations.   |
| RD                              | 22         | I    | READ             | CONT              | ROL: This input is low during CPU read operations.  |
| CS                              | 21         | l    | CHIP<br>RD ar    | SELECT<br>nd WR s | T: A low on this input enables the 8254 to respond to ignals. RD and WR are ignored otherwise.                          |
| A <sub>1</sub> , A <sub>0</sub> | 20–19      | I    | Word             | Registe           | sed to select one of the three Counters or the Control r for read or write operations. Normally connected to dress bus. |
|                                 |            |      | A <sub>1</sub>   | $A_0$             | Selects   |
|                                 |            |      | 0<br>0<br>1<br>1 | 0<br>1<br>0<br>1  | Counter 0 Counter 1 Counter 2 Control Word Register   |
| CLK 2                           | 18         | I    | CLOC             | CK 2: Cl          | ock input of Counter 2.   |
| OUT 2                           | 17         | 0    | OUT :            | 2: Outpu          | t of Counter 2.   |
| GATE 2                          | 16         | I    | GATE             | <b>2:</b> Gate    | e input of Counter 2.   |
| CLK 1                           | 15         | I    | CLOC             | CK 1: Cl          | ock input of Counter 1.   |
| GATE 1                          | 14         | I    | GATE             | 1: Gate           | e input of Counter 1.   |
| OUT 1                           | 13         | 0    | OUT              | <b>1։</b> Օսեթւ   | it of Counter 1.  |

#### **FUNCTIONAL DESCRIPTION**

#### General

The 8254 is a programmable interval timer/counter designed for use with Intel microcomputer systems. It is a general purpose, multi-timing element that can be treated as an array of I/O ports in the system software.

The 8254 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in software, the programmer configures the 8254 to match his requirements and programs one of the counters for the desired delay. After the desired delay, the 8254 will interrupt the CPU. Software overhead is minimal and variable length delays can easily be accommodated.

Some of the other counter/timer functions common to microcomputers which can be implemented with the 8254 are:

- Real time clock
- Event-counter
- Digital one-shot
- Programmable rate generator
- Square wave generator
- · Binary rate multiplier
- Complex waveform generator
- Complex motor controller

#### **Block Diagram**

#### **DATA BUS BUFFER**

This 3-state, bi-directional, 8-bit buffer is used to interface the 8254 to the system bus (see Figure 3).






Figure 3. Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

#### **READ/WRITE LOGIC**

The Read/Write Logic accepts inputs from the system bus and generates control signals for the other functional blocks of the 8254.  $A_1$  and  $A_0$  select one of the three counters or the Control Word Register to be read from/written into. A "low" on the  $\overline{RD}$  input tells the 8254 that the CPU is reading one of the counters. A "low" on the  $\overline{WR}$  input tells the 8254 that the CPU is writing either a Control Word or an initial count. Both  $\overline{RD}$  and  $\overline{WR}$  are qualified by  $\overline{CS}$ ;  $\overline{RD}$  and  $\overline{WR}$  are ignored unless the 8254 has been selected by holding  $\overline{CS}$  low.

#### **CONTROL WORD REGISTER**

The Control Word Register (see Figure 4) is selected by the Read/Write Logic when  $A_1,A_0=11$ . If the CPU then does a write operation to the 8254, the data is stored in the Control Word Register and is interpreted as a Control Word used to define the operation of the Counters.

The Control Word Register can only be written to; status information is available with the Read-Back Command.

#### **COUNTER 0, COUNTER 1, COUNTER 2**

These three functional blocks are identical in operation, so only a single Counter will be described. The internal block diagram of a single counter is shown in Figure 5.

The Counters are fully independent. Each Counter may operate in a different Mode.

The Control Word Register is shown in the figure; it is not part of the Counter itself, but its contents determine how the Counter operates.

The status register, shown in Figure 5, when latched, contains the current contents of the Control Word Register and status of the output and null count flag. (See detailed explanation of the Read-Back command.)

The actual counter is labelled CE (for "Counting Element"). It is a 16-bit presettable synchronous down counter.

 $\mathsf{OL}_\mathsf{M}$  and  $\mathsf{OL}_\mathsf{L}$  are two 8-bit latches.  $\mathsf{OL}$  stands for "Output Latch"; the subscripts M and L stand for "Most significant byte" and "Least significant byte"






Figure 4. Block Diagram Showing Control Word Register and Counter Functions




Figure 5. Internal Block Diagram of a Counter



respectively. Both are normally referred to as one unit and called just OL. These latches normally "follow" the CE, but if a suitable Counter Latch Command is sent to the 8254, the latches "latch" the present count until read by the CPU and then return to "following" the CE. One latch at a time is enabled by the counter's Control Logic to drive the internal bus. This is how the 16-bit Counter communicates over the 8-bit internal bus. Note that the CE itself cannot be read; whenever you read the count, it is the OL that is being read.

Similarly, there are two 8-bit registers called  $CR_M$  and  $CR_L$  (for "Count Register"). Both are normally referred to as one unit and called just CR. When a new count is written to the Counter, the count is stored in the CR and later transferred to the CE. The Control Logic allows one register at a time to be loaded from the internal bus. Both bytes are transferred to the CE simultaneously.  $CR_M$  and  $CR_L$  are cleared when the Counter is programmed. In this way, if the Counter has been programmed for one byte counts (either most significant byte only or least significant byte only) the other byte will be zero. Note that the CE cannot be written into; whenever a count is written, it is written into the CR.

The Control Logic is also shown in the diagram. CLK n, GATE n, and OUT n are all connected to the outside world through the Control Logic.

#### **8254 SYSTEM INTERFACE**

The 8254 is a component of the Intel Microcomputer Systems and interfaces in the same manner as all other peripherals of the family. It is treated by the system's software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs  $A_0$ ,  $A_1$  connect to the  $A_0$ ,  $A_1$  address bus signals of the CPU. The CS can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel 8205 for larger systems

#### OPERATIONAL DESCRIPTION

#### General

After power-up, the state of the 8254 is undefined. The Mode, count value, and output of all Counters are undefined.

How each Counter operates is determined when it is programmed. Each Counter must be programmed before it can be used. Unused counters need not be programmed.

#### **Programming the 8254**

Counters are programmed by writing a Control Word and then an initial count.

The Control Words are written into the Control Word Register, which is selected when  $A_1,A_0=11$ . The Control Word itself specifies which Counter is being programmed.




Figure 6. 8254 System Interface



#### **Control Word Format**

 $A_1, A_0 \, = \, 11 \quad \overline{CS} \, = \, 0 \quad \overline{RD} \, = \, 1 \quad \overline{WR} \, = \, 0$ 

| •   | •   | •   | $D_4$ | •  | _  |    | •   |
|-----|-----|-----|-------|----|----|----|-----|
| SC1 | SC0 | RW1 | RW0   | M2 | M1 | M0 | BCD |

#### **SC—Select Counter**

SC<sub>0</sub>

SC1

| ••• |   |   |
|-----|---|---|
| 0   | 0 | Select Counter 0                        |
| 0   | 1 | Select Counter 1                        |
| 1   | 0 | Select Counter 2                        |
| 1   | 1 | Read-Back Command (see Read Operations) |

## M—Mode

| M2 | M1 | MO |        |
|----|----|----|--------|
| 0  | 0  | 0  | Mode 0 |
| 0  | 0  | 1  | Mode 1 |
| Х  | 1  | 0  | Mode 2 |
| Х  | 1  | 1  | Mode 3 |
| 1  | 0  | 0  | Mode 4 |
| 1  | 0  | 1  | Mode 5 |

#### RW—Read/Write RW1 RW0

| 0 | 0 | Counter Latch Command (see Read Operations)                         |
|---|---|---|
| 0 | 1 | Read/Write least significant byte only                              |
| 1 | 0 | Read/Write most significant byte only                               |
| 1 | 1 | Read/Write least significant byte first, then most significant byte |

#### **BCD**

| 0 | Binary Counter 16-bits                         |
|---|--|
| 1 | Binary Coded Decimal (BCD) Counter (4 Decades) |

NOTE:

Don't care bits (X) should be 0 to insure compatibility with future Intel products.

Figure 7. Control Word Format

By contrast, initial counts are written into the Counters, not the Control Word Register. The  $A_1,A_0$  inputs are used to select the Counter to be written into. The format of the initial count is determined by the Control Word used.

#### **Write Operations**

The programming procedure for the 8254 is very flexible. Only two conventions need to be remembered:

- 1) For each Counter, the Control Word must be written before the initial count is written.
- 2) The initial count must follow the count format specified in the Control Word (least significant byte only, most significant byte only, or least significant byte and then most significant byte).

Since the Control Word Register and the three Counters have separate addresses (selected by the A<sub>1</sub>,A<sub>0</sub> inputs), and each Control Word specifies the Counter it applies to (SC0,SC1 bits), no special instruction sequence is required. Any programming sequence that follows the conventions in Figure 7 is acceptable.

A new initial count may be written to a Counter at any time without affecting the Counter's programmed Mode in any way. Counting will be affected as described in the Mode definitions. The new count must follow the programmed count format.

If a Counter is programmed to read/write two-byte counts, the following precaution applies: A program must not transfer control between writing the first and second byte to another routine which also writes into that same Counter. Otherwise, the Counter will be loaded with an incorrect count.



|                        | A <sub>1</sub> | $A_0$ |                         | A <sub>1</sub> | $A_0$ |
|------------------------|----------------|-------|-------------------------|----------------|-------|
| Control Word—Counter 0 | 1              | 1     | Control Word—Counter 2  | 1              | 1     |
| LSB of count—Counter 0 | 0              | 0     | Control Word—Counter 1  | 1              | 1     |
| MSB of count—Counter 0 | 0              | 0     | Control Word—Counter 0  | 1              | 1     |
| Control Word—Counter 1 | 1              | 1     | LSB of count—Counter 2  | 1              | 0     |
| LSB of count—Counter 1 | 0              | 1     | MSB of count—Counter 2  | 1              | 0     |
| MSB of count—Counter 1 | 0              | 1     | LSB of count—Counter 1  | 0              | 1     |
| Control Word—Counter 2 | 1              | 1     | MSB of count—Counter 1  | 0              | 1     |
| LSB of count—Counter 2 | 1              | 0     | LSB of count—Counter 0  | 0              | 0     |
| MSB of count—Counter 2 | 1              | 0     | MSB of count—Counter 0  | 0              | 0     |
|                        | $A_1$          | $A_0$ |                         | A <sub>1</sub> | $A_0$ |
| Control Word—Counter 0 | 1              | 1     | Control Word—Counter 1  | 1              | 1     |
| Control Word—Counter 1 | 1              | 1     | Control Word—Counter 0  | 1              | 1     |
| Control Word—Counter 2 | 1              | 1     | LSB of count—Counter 1  | 0              | 1     |
| LSB of count—Counter 2 | 1              | 0     | Control Word—Counter 2  | 1              | 1     |
| LSB of count—Counter 1 | 0              | 1     | LSB of count—Counter 0  | 0              | 0     |
| LSB of count—Counter 0 | 0              | 0     | MSB of count—Counter 1  | 0              | 1     |
| MSB of count—Counter 0 | 0              | 0     | LSB of count—Counter 2  | 1              | 0     |
| WOD of court Courtor o |                |       | MSB of count—Counter 0  | 0              | 0     |
| MSB of count—Counter 1 | 0              | 1     | MOD OF COURT —COURTER O | U              | U     |

#### NOTE:

In all four examples, all Counters are programmed to read/write two-byte counts. These are only four of many possible programming sequences.

Figure 8. A Few Possible Programming Sequences

### **Read Operations**

It is often desirable to read the value of a Counter without disturbing the count in progress. This is easily done in the 8254.

There are three possible methods for reading the counters: a simple read operation, the Counter Latch Command, and the Read-Back Command. Each is explained below. The first method is to perform a simple read operation. To read the Counter, which is selected with the A1, A0 inputs, the CLK input of the selected Counter must be inhibited by using either the GATE input or external logic. Otherwise, the count may be in the process of changing when it is read, giving an undefined result.

#### **COUNTER LATCH COMMAND**

The second method uses the "Counter Latch Command". Like a Control Word, this command is written to the Control Word Register, which is selected when  $A_1,A_0=11$ . Also like a Control Word, the SC0, SC1 bits select one of the three Counters, but two other bits, D5 and D4, distinguish this command from a Control Word.

| $A_1,A_0 = 11; CS = 0; RD = 1; WR = 0$ |     |       |   |   |   |   |   |   |  |  |  |
|--|-----|-------|---|---|---|---|---|---|--|--|--|
|  |     | $D_6$ |   |   |   |   |   |   |  |  |  |
|  | SC1 | SC0   | 0 | 0 | Х | Χ | Х | Х |  |  |  |

SC1,SC0—specify counter to be latched

| SC1 | SC0 | Counter           |
|-----|-----|-------------------|
| 0   | 0   | 0                 |
| 0   | 1   | 1                 |
| 1   | 0   | 2                 |
| 1   | 1   | Read-Back Command |

D5,D4—00 designates Counter Latch Command

X-don't care

#### NOTE:

Don't care bits (X) should be 0 to insure compatibility with future Intel products.

Figure 9. Counter Latching Command Format



The selected Counter's output latch (OL) latches the count at the time the Counter Latch Command is received. This count is held in the latch until it is read by the CPU (or until the Counter is reprogrammed). The count is then unlatched automatically and the OL returns to "following" the counting element (CE). This allows reading the contents of the Counters "on the fly" without affecting counting in progress. Multiple Counter Latch Commands may be used to latch more than one Counter. Each latched Counter's OL holds its count until it is read. Counter Latch Commands do not affect the programmed Mode of the Counter in any way.

If a Counter is latched and then, some time later, latched again before the count is read, the second Counter Latch Command is ignored. The count read will be the count at the time the first Counter Latch Command was issued.

With either method, the count must be read according to the programmed format; specifically, if the Counter is programmed for two byte counts, two bytes must be read. The two bytes do not have to be read one right after the other; read or write or programming operations of other Counters may be inserted between them.

Another feature of the 8254 is that reads and writes of the same Counter may be interleaved; for example, if the Counter is programmed for two byte counts, the following sequence is valid.

- 1) Read least significant byte.
- 2) Write new least significant byte.
- 3) Read most significant byte.
- 4) Write new most significant byte.

If a Counter is programmed to read/write two-byte counts, the following precaution applies: A program must not transfer control between reading the first and second byte to another routine which also reads from that same Counter. Otherwise, an incorrect count will be read.

#### **READ-BACK COMMAND**

The third method uses the Read-Back Command. This command allows the user to check the count value, programmed Mode, and current states of the OUT pin and Null Count flag of the selected counter(s).

The command is written into the Control Word Register and has the format shown in Figure 10. The command applies to the counters selected by setting their corresponding bits D3, D2, D1 = 1.




Figure 10. Read-Back Command Format

The read-back command may be used to latch multiple counter output latches (OL) by setting the  $\overline{\text{COUNT}}$  bit D5 = 0 and selecting the desired counter(s). This single command is functionally equivalent to several counter latch commands, one for each counter latched. Each counter's latched count is held until it is read (or the counter is reprogrammed). The counter is automatically unlatched when read, but other counters remain latched until they are read. If multiple count read-back commands are issued to the same counter without reading the count, all but the first are ignored; i.e., the count which will be read is the count at the time the first read-back command was issued.

The read-back command may also be used to latch status information of selected counter(s) by setting STATUS bit D4 = 0. Status must be latched to be read; status of a counter is accessed by a read from that counter.

The counter status format is shown in Figure 11. Bits D5 through D0 contain the counter's programmed Mode exactly as written in the last Mode Control Word. OUTPUT bit D7 contains the current state of the OUT pin. This allows the user to monitor the counter's output via software, possibly eliminating some hardware from a system.

| D <sub>7</sub>                                       | $D_6$ | $D_5$ | $D_4$   | $D_3$ | $D_2$ | $D_1$ | D <sub>0</sub> |  |
|--|-------|-------|---------|-------|-------|-------|----------------|--|
| Output Null Count                                    |       | RW1   | RW1 RW0 |       | M1    | МО    | BCD            |  |
| D <sub>7</sub> 1 = OUT Pin is 1<br>0 = OUT Pin is 0  |       |       |         |       |       |       |                |  |
| $D_6$ 1 = Null Count 0 = Count available for reading |       |       |         |       |       |       |                |  |
| $D_5$ - $D_0$ Counter programmed mode (see Figure 7) |       |       |         |       |       |       |                |  |

Figure 11. Status Byte



NULL COUNT bit D6 indicates when the last count written to the counter register (CR) has been loaded into the counting element (CE). The exact time this happens depends on the Mode of the counter and is described in the Mode Definitions, but until the count is loaded into the counting element (CE), it can't be read from the counter. If the count is latched or read before this time, the count value will not reflect the new count just written. The operation of Null Count is shown in Figure 12.

| This Action                               | Causes         |
|---|----------------|
| A. Write to the control word register;(1) | Null Count = 1 |
| B. Write to the count register (CR);(2)   | Null Count = 1 |
| C. New Count is loaded into CE (CR → CE); | Null Count = 0 |

#### NOTE:

- 1. Only the counter specified by the control word will have its Null Count set to 1. Null count bits of other counters are unaffected.
- 2. If the counter is programmed for two-byte counts (least significant byte then most significant byte) Null Count goes to 1 when the second byte is written.

Figure 12. Null Count Operation

If multiple status latch operations of the counter(s) are performed without reading the status, all but the first are ignored; i.e., the status that will be read is the status of the counter at the time the first status read-back command was issued.

Both count and status of the selected counter(s) may be latched simultaneously by setting both

COUNT and STATUS bits D5,D4 = 0. This is functionally the same as issuing two separate read-back commands at once, and the above discussions apply here also. Specifically, if multiple count and/or status read-back commands are issued to the same counter(s) without any intervening reads, all but the first are ignored. This is illustrated in Figure 13.

If both count and status of a counter are latched, the first read operation of that counter will return latched status, regardless of which was latched first. The next one or two reads (depending on whether the counter is programmed for one or two type counts) return latched count. Subsequent reads return unlatched count.

| CS | RD | WR | A <sub>1</sub> | A <sub>0</sub> |                        |
|----|----|----|----------------|----------------|------------------------|
| 0  | 1  | 0  | 0              | 0              | Write into Counter 0   |
| 0  | 1  | 0  | 0              | 1              | Write into Counter 1   |
| 0  | 1  | 0  | 1              | 0              | Write into Counter 2   |
| 0  | 1  | 0  | 1              | 1              | Write Control Word     |
| 0  | 0  | 1  | 0              | 0              | Read from Counter 0    |
| 0  | 0  | 1  | 0              | 1              | Read from Counter 1    |
| 0  | 0  | 1  | 1              | 0              | Read from Counter 2    |
| 0  | 0  | 1  | 1              | 1              | No-Operation (3-State) |
| 1  | Х  | Х  | Х              | Х              | No-Operation (3-State) |
| 0  | 1  | 1  | Х              | Х              | No-Operation (3-State) |

Figure 14. Read/Write Operations Summary

| Command        |                |                |                |                |                |                |                | Description                             | Result  |  |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|---|--|
| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | Description                             | nesuit  |  |
| 1              | 1              | 0              | 0              | 0              | 0              | 1              | 0              | Read back count and status of Counter 0 | Count and status latched for Counter 0              |  |
| 1              | 1              | 1              | 0              | 0              | 1              | 0              | 0              | Read back status of Counter 1           | Status latched for Counter 1                        |  |
| 1              | 1              | 1              | 0              | 1              | 1              | 0              | 0              | Read back status of Counters 2, 1       | Status latched for Counter 2, but not Counter 1     |  |
| 1              | 1              | 0              | 1              | 1              | 0              | 0              | 0              | Read back count of Counter 2            | Count latched for Counter 2                         |  |
| 1              | 1              | 0              | 0              | 0              | 1              | 0              | 0              | Read back count and status of Counter 1 | Count latched for Counter 1, but not status         |  |
| 1              | 1              | 1              | 0              | 0              | 0              | 1              | 0              | Read back status of Counter 1           | Command ignored, status already latched for Counter |  |

Figure 13. Read-Back Command Example



#### **Mode Definitions**

The following are defined for use in describing the operation of the 8254.

CLK Pulse: a rising edge, then a falling edge, in

that order, of a Counter's CLK in-

put.

Trigger: a rising edge of a Counter's GATE

input.

Counter loading: the transfer of a count from the CR

to the CE (refer to the "Functional

Description")

#### MODE 0: INTERRUPT ON TERMINAL COUNT

Mode 0 is typically used for event counting. After the Control Word is written, OUT is initially low, and will remain low until the Counter reaches zero. OUT then goes high and remains high until a new count or a new Mode 0 Control Word is written into the Counter

GATE = 1 enables counting; GATE = 0 disables counting. GATE has no effect on OUT.

After the Control Word and initial count are written to a Counter, the initial count will be loaded on the next CLK pulse. This CLK pulse does not decrement the count, so for an initial count of N, OUT does not go high until N  $\pm$  1 CLK pulses after the initial count is written

If a new count is written to the Counter, it will be loaded on the next CLK pulse and counting will continue from the new count. If a two-byte count is written, the following happens:

- 1) Writing the first byte disables counting. OUT is set low immediately (no clock pulse required)
- 2) Writing the second byte allows the new count to be loaded on the next CLK pulse.

This allows the counting sequence to be synchronized by software. Again, OUT does not go high until N+1 CLK pulses after the new count of N is written.

If an initial count is written while GATE = 0, it will still be loaded on the next CLK pulse. When GATE goes high, OUT will go high N CLK pulses later; no CLK pulse is needed to load the Counter as this has already been done.

## MODE 1: HARDWARE RETRIGGERABLE ONE-SHOT

OUT will be initially high. OUT will go low on the CLK pulse following a trigger to begin the one-shot pulse, and will remain low until the Counter reaches zero.

OUT will then go high and remain high until the CLK pulse after the next trigger.

After writing the Control Word and initial count, the Counter is armed. A trigger results in loading the Counter and setting OUT low on the next CLK pulse, thus starting the one-shot pulse. An initial count of N will result in a one-shot pulse N CLK cycles in duration. The one-shot is retriggerable, hence OUT will remain low for N CLK pulses after any trigger. The one-shot pulse can be repeated without rewriting the same count into the counter. GATE has no effect on OUT.

If a new count is written to the Counter during a oneshot pulse, the current one-shot is not affected unless the counter is retriggered. In that case, the Counter is loaded with the new count and the oneshot pulse continues until the new count expires.

#### **MODE 2: RATE GENERATOR**

This Mode functions like a divide-by-N counter. It is typically used to generate a Real Time Clock interrupt. OUT will initially be high. When the initial count has decremented to 1, OUT goes low for one CLK pulse. OUT then goes high again, the Counter reloads the initial count and the process is repeated. Mode 2 is periodic; the same sequence is repeated indefinitely. For an initial count of N, the sequence repeats every N CLK cycles.

GATE = 1 enables counting; GATE = 0 disables counting. If GATE goes low during an output pulse, OUT is set high immediately. A trigger reloads the Counter with the initial count on the next CLK pulse; OUT goes low N CLK pulses after the trigger. Thus the GATE input can be used to synchronize the Counter.


After writing a Control Word and initial count, the Counter will be loaded on the next CLK pulse. OUT goes low N CLK Pulses after the initial count is written. This allows the Counter to be synchronized by software also.

Writing a new count while counting does not affect the current counting sequence. If a trigger is received after writing a new count but before the end of the current period, the Counter will be loaded with the new count on the next CLK pulse and counting will continue from the new count. Otherwise, the new count will be loaded at the end of the current counting cycle. In mode 2, a COUNT of 1 is illegal.

#### **MODE 3: SQUARE WAVE MODE**

Mode 3 is typically used for Baud rate generation. Mode 3 is similar to Mode 2 except for the duty cycle of OUT. OUT will initially be high. When half the





The following conventions apply to all mode timing diagrams:

- 1. Counters are programmed for binary (not BCD) counting and for reading/writing least significant byte (LSB) only.
  2. The counter is always selected (CS always low).
  3. CW stands for "Control Word"; CW = 10 means a control word of 10 HEX is written to the counter.

- 4. LSB stands for "Least Significant Byte" of count.
- 5. Numbers below diagrams are count values. The lower number is the least significant byte. The upper number is the most significant byte. Since the counter is programmed to read/write LSB only, the most significant byte cannot be read. N stands for an undefined count.

Vertical lines show transitions between count values.

Figure 15. Mode 0






Figure 16. Mode 1

initial count has expired, OUT goes low for the remainder of the count. Mode 3 is periodic; the sequence above is repeated indefinitely. An initial count of N results in a square wave with a period of N CLK cycles.

GATE = 1 enables counting; GATE = 0 disables counting. If GATE goes low while OUT is low, OUT is set high immediately; no CLK pulse is required. A trigger reloads the Counter with the initial count on the next CLK pulse. Thus the GATE input can be used to synchronize the Counter.

After writing a Control Word and initial count, the Counter will be loaded on the next CLK pulse. This allows the Counter to be synchronized by software also.

Writing a new count while counting does not affect the current counting sequence. If a trigger is received after writing a new count but before the end of the current half-cycle of the square wave, the Counter will be loaded with the new count on the next CLK pulse and counting will continue from the






Figure 17. Mode 2

new count. Otherwise, the new count will be loaded at the end of the current half-cycle.

Mode 3 is implemented as follows:

Even counts: OUT is initially high. The initial count is loaded on one CLK pulse and then is decremented by two on succeeding CLK pulses. When the count expires OUT changes value and the Counter is reloaded with the initial count. The above process is repeated indefinitely.

Odd counts: OUT is initially high. The initial count minus one (an even number) is loaded on one CLK pulse and then is decremented by two on succeeding CLK pulses. One CLK pulse after the count expires, OUT goes low and the Counter is reloaded with the initial count minus one. Succeeding CLK pulses decrement the count by two. When the count expires, OUT goes high again and the Counter is reloaded with the initial count minus one. The above process is repeated indefinitely. So for odd counts, OUT will be high for (N + 1)/2 counts and low for (N - 1)/2 counts.






Figure 18. Mode 3



### **MODE 4: SOFTWARE TRIGGERED STROBE**

OUT will be initially high. When the initial count expires, OUT will go low for one CLK pulse and then go high again. The counting sequence is "triggered" by writing the initial count.

GATE = 1 enables counting; GATE = 0 disables counting. GATE has no effect on OUT.

After writing a Control Word and initial count, the Counter will be loaded on the next CLK pulse. This CLK pulse does not decrement the count, so for an

initial count of N, OUT does not strobe low until N  $\,+\,$  1 CLK pulses after the initial count is written.

If a new count is written during counting, it will be loaded on the next CLK pulse and counting will continue from the new count. If a two-byte count is written, the following happens:

- 1) Writing the first byte has no effect on counting.
- 2) Writing the second byte allows the new count to be loaded on the next CLK pulse.

This allows the sequence to be "retriggered" by software. OUT strobes low N  $\,+\,$  1 CLK pulses after the new count of N is written.




Figure 19. Mode 4



## MODE 5: HARDWARE TRIGGERED STROBE (RETRIGGERABLE)

OUT will initially be high. Counting is triggered by a rising edge of GATE. When the initial count has expired, OUT will go low for one CLK pulse and then go high again.

After writing the Control Word and initial count, the counter will not be loaded until the CLK pulse after a trigger. This CLK pulse does not decrement the count, so for an initial count of N, OUT does not strobe low until N  $\,+\,$  1 CLK pulses after a trigger.

A trigger results in the Counter being loaded with the initial count on the next CLK pulse. The counting sequence is retriggerable. OUT will not strobe low for N  $\,+\,$  1 CLK pulses after any trigger. GATE has no effect on OUT.

If a new count is written during counting, the current counting sequence will not be affected. If a trigger occurs after the new count is written but before the current count expires, the Counter will be loaded with the new count on the next CLK pulse and counting will continue from there.




Figure 20. Mode 5



| Signal<br>Status<br>Modes | Low<br>Or Going<br>Low   | Rising  | High                |
|---------------------------|--|---|---------------------|
| 0                         | Disables<br>Counting   |   | Enables<br>Counting |
| 1                         | -  | Initiates     Counting     Resets Output     after Next     Clock |                     |
| 2                         | Disables     Counting     Sets Output     Immediately     High | Initiates<br>Counting   | Enables<br>Counting |
| 3                         | Disables     Counting     Sets Output     Immediately     High | Initiates<br>Counting   | Enables<br>Counting |
| 4                         | Disables<br>Counting   |   | Enables<br>Counting |
| 5                         |  | Initiates<br>Counting   |                     |

Figure 21. Gate Pin Operations Summary

| Mode   | Min<br>Count | Max<br>Count |
|--------|--------------|--------------|
| 0      | 1            | 0            |
| 1      | 1            | 0            |
| 2      | 2            | 0            |
| 2<br>3 | 2            | 0            |
| 4      | 1            | 0            |
| 5      | 1            | 0            |

#### NOTE:

0 is equivalent to  $2^{16}$  for binary counting and  $10^4$  for BCD counting.

Figure 22. Minimum and Maximum Initial Counts

### **Operation Common to All Modes**

#### **PROGRAMMING**

When a Control Word is written to a Counter, all Control Logic is immediately reset and OUT goes to a known initial state; no CLK pulses are required for this.

#### **GATE**

The GATE input is always sampled on the rising edge of CLK. In Modes 0, 2, 3, and 4 the GATE input is level sensitive, and the logic level is sampled on the rising edge of CLK. In Modes 1, 2, 3, and 5 the GATE input is rising-edge sensitive. In these Modes, a rising edge of GATE (trigger) sets an edge-sensitive flip-flop in the Counter. This flip-flop is then sampled on the next rising edge of CLK; the flip-flop is reset immediately after it is sampled. In this way, a trigger will be detected no matter when it occurs-a high logic level does not have to be maintained until the next rising edge of CLK. Note that in Modes 2 and 3, the GATE input is both edge- and level-sensitive. In Modes 2 and 3, if a CLK source other than the system clock is used, GATE should be pulsed immediately following WR of a new count value.

#### COUNTER

New counts are loaded and Counters are decremented on the falling edge of CLK.

The largest possible initial count is 0; this is equivalent to 2<sup>16</sup> for binary counting and 10<sup>4</sup> for BCD counting.

The Counter does not stop when it reaches zero. In Modes 0, 1, 4, and 5 the Counter "wraps around" to the highest count, either FFFF hex for binary counting or 9999 for BCD counting, and continues counting. Modes 2 and 3 are periodic; the Counter reloads itself with the initial count and continues counting from there.



## 8259A PROGRAMMABLE INTERRUPT CONTROLLER (8259A/8259A-2)


- 8086, 8088 Compatible
- **MCS-80®, MCS-85® Compatible**
- **■** Eight-Level Priority Controller
- Expandable to 64 Levels
- Programmable Interrupt Modes
- Individual Request Mask Capability

- Single +5V Supply (No Clocks)
- Available in 28-Pin DIP and 28-Lead PLCC Package
  (See Packaging Spec., Order #231369)
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel 8259A Programmable Interrupt Controller handles up to eight vectored priority interrupts for the CPU. It is cascadable for up to 64 vectored priority interrupts without additional circuitry. It is packaged in a 28-pin DIP, uses NMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The 8259A is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.

The 8259A is fully upward compatible with the Intel 8259. Software originally written for the 8259 will operate the 8259A in all 8259 equivalent modes (MCS-80/85, Non-Buffered, Edge Triggered).



December 1988 Order Number: 231468-003



**Table 1. Pin Description** 

| Symbol                             | Pin No.    | Type | Name and Function  |
|------------------------------------|------------|------|--|
| V <sub>CC</sub>                    | 28         | ı    | SUPPLY: +5V Supply.  |
| GND                                | 14         | 1    | GROUND   |
| ĊŚ                                 | 1          | I    | CHIP SELECT: A low on this pin enables $\overline{RD}$ and $\overline{WR}$ communication between the CPU and the 8259A. INTA functions are independent of CS.  |
| WR                                 | 2          | _    | <b>WRITE:</b> A low on this pin when CS is low enables the 8259A to accept command words from the CPU.   |
| RD                                 | 3          | -    | <b>READ:</b> A low on this pin when CS is low enables the 8259A to release status onto the data bus for the CPU.   |
| D <sub>7</sub> -D <sub>0</sub>     | 4-11       | 1/0  | BIDIRECTIONAL DATA BUS: Control, status and interrupt-vector information is transferred via this bus.  |
| CAS <sub>0</sub> -CAS <sub>2</sub> | 12, 13, 15 | 1/0  | CASCADE LINES: The CAS lines form a private 8259A bus to control a multiple 8259A structure. These pins are outputs for a master 8259A and inputs for a slave 8259A.   |
| SP/EN                              | 16         | 1/0  | SLAVE PROGRAM/ENABLE BUFFER: This is a dual function pin. When in the Buffered Mode it can be used as an output to control buffer transceivers (EN). When not in the buffered mode it is used as an input to designate a master ( $SP = 1$ ) or slave ( $SP = 0$ ).  |
| INT                                | 17         | 0    | INTERRUPT: This pin goes high whenever a valid interrupt request is asserted. It is used to interrupt the CPU, thus it is connected to the CPU's interrupt pin.  |
| IR <sub>0</sub> -IR <sub>7</sub>   | 18-25      | I    | INTERRUPT REQUESTS: Asynchronous inputs. An interrupt request is executed by raising an IR input (low to high), and holding it high until it is acknowledged (Edge Triggered Mode), or just by a high level on an IR input (Level Triggered Mode).   |
| INTA                               | 26         | l    | INTERRUPT ACKNOWLEDGE: This pin is used to enable 8259A interrupt-vector data onto the data bus by a sequence of interrupt acknowledge pulses issued by the CPU.   |
| A <sub>0</sub>                     | 27         | I    | AO ADDRESS LINE: This pin acts in conjunction with the $\overline{CS}$ , $\overline{WR}$ , and $\overline{RD}$ pins. It is used by the 8259A to decipher various Command Words the CPU writes and status the CPU wishes to read. It is typically connected to the CPU A0 address line (A1 for 8086, 8088). |



### **FUNCTIONAL DESCRIPTION**

## Interrupts in Microcomputer Systems

Microcomputer system design requires that I.O devices such as keyboards, displays, sensors and other components receive servicing in a an efficient manner so that large amounts of the total system tasks can be assumed by the microcomputer with little or no effect on throughput.

The most common method of servicing such devices is the *Polled* approach. This is where the processor must test each device in sequence and in effect "ask" each one if it needs servicing. It is easy to see that a large portion of the main program is looping through this continuous polling cycle and that such a method would have a serious detrimental effect on system throughput, thus limiting the tasks that could be assumed by the microcomputer and reducing the cost effectiveness of using such devices.

A more desirable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told to do so by the device itself. In effect, the method would provide an external asynchronous input that would inform the processor that it should complete whatever instruction that is currently being executed and fetch a new routine that will service the requesting device. Once this servicing is complete, however, the processor would resume exactly where it left off.

This method is called *Interrupt*. It is easy to see that system throughput would drastically increase, and thus more tasks could be assumed by the microcomputer to further enhance its cost effectiveness.

The Programmable Interrupt Controller (PIC) functions as an overall manager in an Interrupt-Driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced, and issues an interrupt to the CPU based on this determination.

Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The PIC, after issuing an Interrupt to the CPU, must somehow input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. This "pointer" is an address in a vectoring table and will often be referred to, in this document, as vectoring data.




Figure 3a. Polled Method




Figure 3b. Interrupt Method

The 8259A is a device specifically designed for use in real time, interrupt driven microcomputer systems. It manages eight levels or requests and has built-in features for expandability to other 8259A's (up to 64 levels). It is programmed by the system's software as an I/O peripheral. A selection of priority modes is available to the programmer so that the manner in which the requests are processed by the 8259A can be configured to match his system requirements. The priority modes can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.

# INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupts at the IR input lines are handled by two registers in cascade, the Interrupt Request Register (IRR) and the In-Service (ISR). The IRR is used to store all the interrupt levels which are requesting service; and the ISR is used to store all the interrupt levels which are being serviced.

### **PRIORITY RESOLVER**

This logic block determines the priorites of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during INTA pulse.

### INTERRUPT MASK REGISTER (IMR)

The IMR stores the bits which mask the interrupt lines to be masked. The IMR operates on the IRR. Masking of a higher priority input will not affect the interrupt request lines of lower quality.

### INT (INTERRUPT)

This output goes directly to the CPU interrupt input. The  $V_{OH}$  level on this line is designed to be fully compatible with the 8080A, 8085A and 8086 input levels.

### **INTA (INTERRUPT ACKNOWLEDGE)**

INTA pulses will cause the 8259A to release vectoring information onto the data bus. The format of this data depends on the system mode (μPM) of the 8259A.

#### **DATA BUS BUFFER**

This 3-state, bidirectional 8-bit buffer is used to interface the 8259A to the system Data Bus. Control words and status information are transferred through the Data Bus Buffer.

### **READ/WRITE CONTROL LOGIC**

The function of this block is to accept OUTput commands from the CPU. It contains the Initialization Command Word (ICW) registers and Operation Command Word (OCW) registers which store the various control formats for device operation. This function block also allows the status of the 8259A to be transferred onto the Data Bus.

### **CS** (CHIP SELECT)

A LOW on this input enables the 8259A. No reading or writing of the chip will occur unless the device is selected.

### WR (WRITE)

A LOW on this input enables the CPU to write control words (ICWs and OCWs) to the 8259A.

### RD (READ)

A LOW on this input enables the 8259A to send the status of the Interrupt Request Register (IRR), In Service Register (ISR), the Interrupt Mask Register (IMR), or the Interrupt level onto the Data Bus.

#### $A_0$

This input signal is used in conjunction with  $\overline{\text{WR}}$  and  $\overline{\text{RD}}$  signals to write commands into the various command registers, as well as reading the various status registers of the chip. This line can be tied directly to one of the address lines.




Figure 4a. 8259A Block Diagram




Figure 4b. 8259A Block Diagram



### THE CASCADE BUFFER/COMPARATOR

This function block stores and compares the IDs of all 8259A's used in the system. The associated three I/O pins (CAS0-2) are outputs when the 8259A is used as a master and are inputs when the 8259A is used as a slave. As a master, the 8259A sends the ID of the interrupting slave device onto the CAS0-2 lines. The slave thus selected will send its preprogrammed subroutine address onto the Data Bus during the next one or two consecutive INTA pulses. (See section "Cascading the 8259A".)

## INTERRUPT SEQUENCE

The powerful features of the 8259A in a microcomputer system are its programmability and the interrupt routine addressing capability. The latter allows direct or indirect jumping to the specific interrupt routine requested without any polling of the interrupting devices. The normal sequence of events during an interrupt depends on the type of CPU being used.

The events occur as follows in an MCS-80/85 system:

- One or more of the INTERRUPT REQUEST lines (IR7-0) are raised high, setting the corresponding IRR bit(s).
- 2. The 8259A evaluates these requests, and sends an INT to the CPU, if appropriate.
- The CPU acknowledges the INT and responds with an INTA pulse.
- 4. Upon receiving an INTA from the CPU group, the highest priority ISR bit is set, and the corresponding IRR bit is reset. The 8259A will also release a CALL instruction code (11001101) onto the 8-bit Data Bus through its D7-0 pins.
- This CALL instruction will initiate two more INTA pulses to be sent to the 8259A from the CPU group.
- These two INTA pulses allow the 8259A to release its preprogrammed subroutine address onto the Data Bus. The lower 8-bit address is re-

- leased at the first INTA pulse and the higher 8-bit address is released at the second INTA pulse.
- 7. This completes the 3-byte CALL instruction released by the 8259A. In the AEOI mode the ISR bit is reset at the end of the third INTA pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt sequence.

The events occuring in an 8086 system are the same until step 4.

- Upon receiving an INTA from the CPU group, the highest priority ISR bit is set and the corresponding IRR bit is reset. The 8259A does not drive the Data Bus during this cycle.
- The 8086 will initiate a second INTA pulse. During this pulse, the 8259A releases an 8-bit pointer onto the Data Bus where it is read by the CPU.
- 6. This completes the interrupt cycle. In the AEOI mode the ISR bit is reset at the end of the second INTA pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt subroutine.

If no interrupt request is present at step 4 of either sequence (i.e., the request was too short in duration) the 8259A will issue an interrupt level 7. Both the vectoring bytes and the CAS lines will look like an interrupt level 7 was requested.

When the 8259A PIC receives an interrupt, INT becomes active and an interrupt acknowledge cycle is started. If a higher priority interrupt occurs between the two INTA pulses, the INT line goes inactive immediately after the second INTA pulse. After an unspecified amount of time the INT line is activated again to signify the higher priority interrupt waiting for service. This inactive time is not specified and can vary between parts. The designer should be aware of this consideration when designing a system which uses the 8259A. It is recommended that proper asynchronous design techniques be followed.




Figure 4c. 8259A Block Diagram




Figure 5. 8259A Interface to Standard System Bus

### INTERRUPT SEQUENCE OUTPUTS

### MCS-80®, MCS-85®

This sequence is timed by three INTA pulses. During the first INTA pulse the CALL opcode is enabled onto the data bus.

During the second  $\overline{\text{INTA}}$  pulse the lower address of the appropriate service routine is enabled onto the data bus. When Interval = 4 bits  $A_5-A_7$  are programmed, while  $A_0-A_4$  are automatically inserted by the 8259A. When Interval = 8 only  $A_6$  and  $A_7$  are programmed, while  $A_0-A_5$  are automatically inserted

### **Content of Second Interrupt Vector Byte**

| IR | Interval = 4 |            |            |    |    |    |    |    |  |
|----|--------------|------------|------------|----|----|----|----|----|--|
|    | D7           | D6         | D5         | D4 | D3 | D2 | D1 | D0 |  |
| 7  | A7           | A6         | <b>A</b> 5 | 1  | 1  | 1  | 0  | 0  |  |
| 6  | <b>A</b> 7   | A6         | <b>A</b> 5 | 1  | 1  | 0  | 0  | 0  |  |
| 5  | <b>A</b> 7   | A6         | <b>A</b> 5 | 1  | 0  | 1  | 0  | 0  |  |
| 4  | <b>A</b> 7   | A6         | <b>A</b> 5 | 1  | 0  | 0  | 0  | 0  |  |
| 3  | A7           | A6         | <b>A</b> 5 | 0  | 1  | 1  | 0  | 0  |  |
| 2  | <b>A</b> 7   | A6         | <b>A</b> 5 | 0  | 1  | 0  | 0  | 0  |  |
| 1  | <b>A</b> 7   | <b>A</b> 6 | <b>A</b> 5 | 0  | 0  | 1  | 0  | 0  |  |
| 0  | Α7           | <b>A</b> 6 | <b>A</b> 5 | 0  | 0  | 0  | 0  | 0  |  |

| IR | Interval = 8 |            |    |    |    |    |    |    |  |  |
|----|--------------|------------|----|----|----|----|----|----|--|--|
|    | D7           | D6         | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 7  | A7           | <b>A</b> 6 | 1  | 1  | 1  | 0  | 0  | 0  |  |  |
| 6  | A7           | <b>A6</b>  | 1  | 1  | 0  | 0  | 0  | 0  |  |  |
| 5  | A7           | <b>A6</b>  | 1  | 0  | 1  | 0  | 0  | 0  |  |  |
| 4  | A7           | <b>A6</b>  | 1  | 0  | 0  | 0  | 0  | 0  |  |  |
| 3  | A7           | <b>A</b> 6 | 0  | 1  | 1  | 0  | 0  | 0  |  |  |
| 2  | A7           | <b>A6</b>  | 0  | 1  | 0  | 0  | 0  | 0  |  |  |
| 1  | A7           | A6         | 0  | 0  | 1  | 0  | 0  | 0  |  |  |
| 0  | <b>A</b> 7   | <b>A</b> 6 | 0  | 0  | 0  | 0  | 0  | 0  |  |  |

During the third  $\overline{\text{INTA}}$  pulse the higher address of the appropriate service routine, which was programmed as byte 2 of the initialization sequence (A<sub>8</sub>-A<sub>15</sub>), is enabled onto the bus.

#### **Content of Third Interrupt Vector Byte D7** D6 **D5 D4** D3 **D2 D**1 D0 A15 A14 A13 A12 A11 A10 **A9 8**A

### 8086, 8088

8086 mode is similar to MCS-80 mode except that only two Interrupt Acknowledge cycles are issued by the processor and no CALL opcode is sent to the processor. The first interrupt acknowledge cycle is similar to that of MCS-80, 85 systems in that the 8259A uses it to internally freeze the state of the interrupts for priority resolution and as a master it issues the interrupt code on the cascade lines at the end of the INTA pulse. On this first cycle it does not issue any data to the processor and leaves its data bus buffers disabled. On the second interrupt acknowledge cycle in 8086 mode the master (or slave if so programmed) will send a byte of data to the processor with the acknowledged interrupt code

composed as follows (note the state of the ADI mode control is ignored and A<sub>5</sub>-A<sub>11</sub> are unused in 8086 mode):

# Content of Interrupt Vector Byte for 8086 System Mode

|     | D7         | D6 | <b>D</b> 5 | D4 | D3 | D2 | D1 | D0 |
|-----|------------|----|------------|----|----|----|----|----|
| IR7 | T7         | T6 | T5         | T4 | ТЗ | 1  | 1  | 1  |
| IR6 | T7         | T6 | T5         | T4 | Т3 | 1  | 1  | 0  |
| IR5 | T7         | T6 | T5         | T4 | Т3 | 1  | 0  | 1  |
| IR4 | <b>T</b> 7 | T6 | T5         | T4 | ТЗ | 1  | 0  | 0  |
| IR3 | T7         | T6 | T5         | T4 | ТЗ | 0  | 1  | 1  |
| IR2 | T7         | Т6 | T5         | T4 | T3 | 0  | 1  | 0  |
| IR1 | T7         | T6 | T5         | T4 | Т3 | 0  | 0  | 1  |
| IRO | <b>T</b> 7 | T6 | T5         | T4 | Т3 | 0  | 0  | 0  |

## **PROGRAMMING THE 8259A**

The 8259A accepts two types of command words generated by the CPU:

- Initialization Command Words (ICWs): Before normal operation can begin, each 8259A in the system must be brought to a starting point—by a sequence of 2 to 4 bytes timed by WR pulses.
- Operation Command Words (OCWs): These are the command words which command the 8259A to operate in various interrupt modes. These modes are:
  - a. Fully nested mode
  - b. Rotating priority mode
  - c. Special mask mode
  - d. Polled mode

The OCWs can be written into the 8259A anytime after initialization.

# INITIALIZATION COMMAND WORDS (ICWS)

### General

Whenever a command is issued with A0 = 0 and D4 = 1, this is interpreted as Initialization Command Word 1 (ICW1). ICW1 starts the intiitalization sequence during which the following automatically occur.

 The edge sense circuit is reset, which means that following initialization, an interrupt request (IR) input must make a low-to-high transistion to generate an interrupt.



- b. The Interrupt Mask Register is cleared.
- c. IR7 input is assigned priority 7.
- d. The slave mode address is set to 7.
- Special Mask Mode is cleared and Status Read is set to IRR.
- f. If IC4 = 0, then all functions selected in ICW4 are set to zero. (Non-Buffered mode\*, no Auto-EO!, MCS-80, 85 system).

#### \*NOTE:

Master/Slave in ICW4 is only used in the buffered mode.

# Initialization Command Words 1 and 2 (ICW1, ICW2)

A<sub>5</sub>-A<sub>15</sub>: Page starting address of service routines. In an MCS 80/85 system, the 8 request levels will generate CALLs to 8 locations equally spaced in memory. These can be programmed to be spaced at intervals of 4 or 8 memory locations, thus the 8 routines will occupy a page of 32 or 64 bytes, respectively.

The address format is 2 bytes long  $(A_0-A_{15})$ . When the routine interval is 4,  $A_0-A_4$  are automatically inserted by the 8259A, while  $A_5-A_{15}$  are programmed externally. When the routine interval is 8,  $A_0-A_5$  are automatically inserted by the 8259A, while  $A_6-A_{15}$  are programmed externally.

The 8-byte interval will maintain compatibility with current software, while the 4-byte interval is best for a compact jump table.

In an 8086 system  $A_{15}-A_{11}$  are inserted in the five most significant bits of the vectoring byte and the 8259A sets the three least significant bits according to the interrupt level.  $A_{10}-A_5$  are ignored and ADI (Address interval) has no effect.

LTIM: If LTIM = 1, then the 8259A will operate in the level interrupt mode. Edge detect logic on the interrupt inputs will be disabled.

ADI: CALL address interval. ADI = 1 then interval = 4; ADI = 0 then interval = 8.

SNGL: Single. Means that this is the only 8259A in the system. If SNGL = 1 no ICW3 will be issued.

IC4: If this bit is set—ICW4 has to be read. If ICW4 is not needed, set IC4 = 0.

## **Initialization Command Word 3 (ICW3)**

This word is read only when there is more than one 8259A in the system and cascading is used, in which

case SNGL = 0. It will load the 8-bit slave register. The functions of this register are:

- a. In the master mode (either when SP = 1, or in buffered mode when M/S = 1 in ICW4) a "1" is set for each slave in the system. The master then will release byte 1 of the call sequence (for MCS-80/85 system) and will enable the corresponding slave to release bytes 2 and 3 (for 8086 only byte 2) through the cascade lines.
- b. In the slave mode (either when  $\overline{SP}=0$ , or if BUF = 1 and M/S = 0 in ICW4) bits 2-0 identify the slave. The slave compares its cascade input with these bits and, if they are equal, bytes 2 and 3 of the call sequence (or just byte 2 for 8086) are released by it on the Data Bus.




Figure 6. Initialization Sequence

μPM:

## **Initialization Command Word 4 (ICW4)**

SFNM: If SFNM = 1 the special fully nested mode is programmed.

BUF: If BUF = 1 the buffered mode is programmed. In buffered mode SP/EN becomes an enable output and the master/slave determination is by M/S.

M/S: If buffered mode is selected: M/S = 1 means the 8259A is programmed to be a

master, M/S = 0 means the 8259A is programmed to be a slave. If BUF = 0, M/S has no function.

AEOI: If AEOI = 1 the automatic end of interrupt mode is programmed.

Microprocessor mode:  $\mu$ PM = 0 sets the 8259A for MCS-80, 85 system operation,  $\mu$ PM = 1 sets the 8259A for 8086 system operation.




Figure 7. Initialization Command Word Format




Figure 7. Initialization Command Word Format (Continued)

# OPERATION COMMAND WORDS (OCWS)

After the Initialization Command Words (ICWs) are programmed into the 8259A, the chip is ready to accept interrupt requests at its input lines. However, during the 8259A operation, a selection of algorithms can command the 8259A to operate in various modes through the Operation Command Words (OCWs).

# Operation Control Words (OCWs) OCW1

 A0
 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0

 1
 M7
 M6
 M5
 M4
 M3
 M2
 M1
 M0

OCW2

0 R SL EOI 0 0 L2 L1 L0

OCW3

0 0 ESMM SMM 0 1 P RR RIS




Figure 8. Operation Command Word Format

## **Operation Control Word 1 (OCW1)**

OCW1 sets and clears the mask bits in the interrupt Mask Register (IMR).  $M_7-M_0$  represent the eight mask bits. M=1 indicates the channel is masked (inhibited), M=0 indicates the channel is enabled.

## **Operation Control Word 2 (OCW2)**

R, SL, EOI—These three bits control the Rotate and End of Interrupt modes and combinations of the two. A chart of these combinations can be found on the Operation Command Word Format.

 $L_2$ ,  $L_1$ ,  $L_0$ —These bits determine the interrupt level acted upon when the SL bit is active.




Figure 8. Operation Command Word Format (Continued)

## **Operation Control Word 3 (OCW3)**

ESMM—Enable Special Mask Mode. When this bit is set to 1 it enables the SMM bit to set or reset the Special Mask Mode. When ESMM = 0 the SMM bit becomes a "don't care".

SMM—Special Mask Mode. If ESMM = 1 and SMM = 1 the 8259A will enter Special Mask Mode. If ESMM = 1 and SMM = 0 the 8259A will revert to normal mask mode. When ESMM = 0, SMM has no effect.

## **Fully Nested Mode**

This mode is entered after initialization unless another mode is programmed. The interrupt requests are ordered in priority from 0 through 7 (0 highest). When an interrupt is acknowledged the highest priority request is determined and its vector placed on the bus. Additionally, a bit of the Interrupt Service register (ISO-7) is set. This bit remains set until the microprocessor issues an End of Interrupt (EOI) command immediately before returning from the service routine, or if AEOI (Automatic End of Interrupt) bit is set, until the trailing edge of the last INTA. While the IS bit is set, all further interrupts of the same or lower priority are inhibited, while higher levels will generate an interrupt (which will be acknowledged only if the microprocessor internal Interupt enable flip-flop has been re-enabled through software).

After the initialization sequence, IRO has the highest priority and IR7 the lowest. Priorities can be changed, as will be explained, in the rotating priority mode.

## End of Interrupt (EOI)

The In Service (IS) bit can be reset either automatically following the trailing edge of the last in sequence INTA pulse (when AEOI bit in ICW1 is set) or by a command word that must be issued to the 8259A before returning from a service routine (EOI command). An EOI command must be issued twice if in the Cascade mode, once for the master and once for the corresponding slave.

There are two forms of EOI command: Specific and Non-Specific. When the 8259A is operated in modes which perserve the fully nested structure, it can determine which IS bit to reset on EOI. When a Non-Specific EOI command is issued the 8259A will automatically reset the highest IS bit of those that are set, since in the fully nested mode the highest IS level was necessarily the last level acknowledged and serviced. A non-specific EOI can be issued with OCW2 (EOI = 1, SL = 0, R = 0).

When a mode is used which may disturb the fully nested structure, the 8259A may no longer be able to determine the last level acknowledged. In this case a Specific End of Interrupt must be issued which includes as part of the command the IS level to be reset. A specific EOI can be issued with OCW2 (EOI = 1, SL = 1, R = 0, and L0-L2 is the binary level of the IS bit to be reset).

It should be noted that an IS bit that is masked by an IMR bit will not be cleared by a non-specific EOI if the 8259A is in the Special Mask Mode.

# Automatic End of Interrupt (AEOI) Mode


If AEOI = 1 in ICW4, then the 8259A will operate in AEOI mode continuously until reprogrammed by ICW4. in this mode the 8259A will automatically perform a non-specific EOI operation at the trailing edge of the last interrupt acknowledge pulse (third pulse in MCS-80/85, second in 8086). Note that from a system standpoint, this mode should be used only when a nested multilevel interrupt structure is not required within a single 8259A.


The AEOI mode can only be used in a master 8259A and not a slave. 8259As with a copyright date of 1985 or later will operate in the AEOI mode as a master or a slave.

# Automatic Rotation (Equal Priority Devices)


In some applications there are a number of interrupting devices of equal priority. In this mode a device, after being serviced, receives the lowest priority, so a device requesting an interrupt will have to wait, in the worst case until each of 7 other devices are serviced at most *once*. For example, if the priority and "in service" status is:


**Before Rotate** (IR4 the highest prioirity requiring service)





After Rotate (IR4 was serviced, all other priorities rotated correspondingly)





There are two ways to accomplish Automatic Rotation using OCW2, the Rotation on Non-Specific EOI Command (R = 1, SL = 0, EOI = 1) and the Rotate in Automatic EOI Mode which is set by (R = 1, SL = 0, EOI = 0) and cleared by (R = 0, SL = 0, EOI = 0).

# Specific Rotation (Specific Priority)

The programmer can change priorities by programming the bottom priority and thus fixing all other priorities; i.e., if IR5 is programmed as the bottom priority device, then IR6 will have the highest one.

The Set Priority command is issued in OCW2 where: R = 1, SL = 1, L0-L2 is the binary priority level code of the bottom priority device.

Observe that in this mode internal status is updated by software control during OCW2. However, it is independent of the End of Interrupt (EOI) command (also executed by OCW2). Priority changes can be executed during an EOI command by using the Rotate on Specific EOI command in OCW2 (R = 1, SL = 1, EOI = 1 and LO-L2 = IR level to receive bottom priority).

### **Interrupt Masks**

Each Interrupt Request input can bem masked individually by the Interrupt Mask Register (IMR) programmed through OCW1. Each bit in the IMR masks one interrupt channel if it is set (1). Bit 0 masks IR0, Bit 1 masks IR1 and so forth. Masking an IR channel does not affect the other channels operation.

## Special Mask Mode

Some applications may require an interrupt service routine to dynamically alter the system priority struc-

ture during its execution under software control. For example, the routine may wish to inhibit lower priority requests for a portion of its execution but enable some of them for another portion.

The difficulty here is that if an Interrupt Request is acknowledged and an End of Interrupt command did not reset its IS bit (i.e., while executing a service routine), the 8259A would have inhibited all lower priority requests with no easy way for the routine to enable them.

That is where the Special Mask Mode comes in. In the special Mask Mode, when a mask bit is set in OCW1, it inhibits further interrupts at that level and enables interrupts from all other levels (lower as well as higher) that are not masked.

Thus, any interrupts may be selectively enabled by loading the mask register.

The special Mask Mode is set by OWC3 where: SSMM = 1, SMM = 1, and cleared where SSMM = 1. SMM = 0.

#### **Poll Command**

In Poll mode the INT output functions as it normally does. The microprocessor should ignore this output. This can be accomplished either by not connecting the INT output or by masking interrupts within the microprocessor, thereby disabling its interrupt input. Service to devices is achieved by software using a Poll command.

The Poll command is issued by setting P='1" in OCW3. The 8259A treats the next  $\overline{RD}$  pulse to the 8259A (i.e.,  $\overline{RD}=0$ ,  $\overline{CS}=0$ ) as an interrupt acknowledge, sets the appropriate IS bit if there is a request, and reads the priority level. Interrupt is frozen from  $\overline{WR}$  to  $\overline{RD}$ .

The word enabled onto the data bus during RD is:

| D7 | D6 | D5 | D4 | D3 | D2 | D1          | D0 |
|----|----|----|----|----|----|-------------|----|
| I  | _  | _  | _  |    | W2 | <b>W</b> ,1 | Wo |

W0-W2: Binary code of the highest priority level requesting service.

I: Equal to "1" if there is an interrupt.

This mode is useful if there is a routine command common to several levels so that the INTA sequence is not needed (saves ROM space). Another application is to use the poll mode to expand the number of priority levels to more than 64.

### Reading the 8259A Status

The input status of several internal registers can be read to update the user information on the system.




Figure 9. Priority Cell—Simplified Logic Diagram

The following registers can be read via OCW3 (IRR and ISR or OCW1 [IMR]).

Interrupt Request Register (IRR): 8-bit register which contains the levels requesting an interrupt to be acknowledged. The highest request level is reset from the IRR when an interrupt is acknowledged. (Not affected by IMR.)

In-Service Register (ISR): 8-bit register which contains the priority levels that are being serviced. The ISR is updated when an End of Interrupt Command is issued.

Interrupt Mask Register: 8-bit register which contains the interrupt request lines which are masked.

The IRR can be read when, prior to the RD pulse, a Read Register Command is issued with OCW3 (RR = 1, RIS = 0.)

The ISR can be read, when, prior to the RD pulse, a Read Register Command is issued with OCW3 (RR = 1, RIS = 1):

There is no need to write an OCW3 before every status read operation, as long as the status read corresponds with the previous one; i.e., the 8259A "remembers" whether the IRR or ISR has been previously selected by the OCW3. This is not true when poll is used.

After initialization the 8259A is set to IRR.

For reading the IMR, no OCW3 is needed. The output data bus will contain the IMR whenever  $\overline{RD}$  is active and A0 = 1 (OCW1).

Polling overrides status read when P=1, RR=1 in OCW3.

### **Edge and Level Triggered Modes**

This mode is programmed using bit 3 in ICW1.

If LTIM = '0', an interrupt request will be recognized by a low to high transition on an IR input. The IR input can remain high without generating another interrupt.




Figure 10. IR Triggering Timing Requirements

If LTIM = '1', an interrupt request will be recognized by a 'high' level on IR Input, and there is no need for an edge detection. The interrupt request must be removed before the EOI command is issued or the CPU interrupts is enabled to prevent a second interrupt from occurring.

The priority cell diagram shows a conceptual circuit of the level sensitive and edge sensitive input circuitry of the 8259A. Be sure to note that the request latch is a transparent D type latch.

In both the edge and level triggered modes the IR inputs must remain high until after the falling edge of the first INTA. If the IR input goes low before this time a DEFAULT IR7 will occur when the CPU acknowledges the interrupt. This can be a useful safeguard for detecting interrupts caused by spurious noise glitches on the IR inputs. To implement this feature the IR7 routine is used for "clean up" simply executing a return instruction, thus ignoring the interrupt. If IR7 is needed for other purposes a default IR7 can still be detected by reading the ISR. A normal IR7 interrupt will set the corresponding ISR bit, a default IR7 won't. If a default IR7 routine occurs during a normal IR7 routine, however, the ISR will remain set. In this case it is necessary to keep track of whether or not the IR7 routine was previously entered. If another IR7 occurs it is a default.

## The Special Fully Nest Mode

This mode will be used in the case of a big system where cascading is used, and the priority has to be conserved within each slave. In this case the fully nested mode will be programmed to the master (us-

ing ICW4). This mode is similar to the normal nested mode with the following exceptions:

- a. When an interrupt request from a certain slave is in service this slave is not locked out from the master's priority logic and further interrupt requests from higher priority IR's within the slave will be recognized by the master and will initiate interrupts to the processor. (In the normal nested mode a slave is masked out when its request is in service and no higher requests from the same slave can be serviced.)
- b. When exiting the Interrupt Service routine the software has to check whether the interrupt serviced was the only one from that slave. This is done by sending a non-specific End of Interrupt (EOI) command to the slave and then reading its In-Service register and checking for zero. If it is empty, a non-specific EOI can be sent to the master too. If not, no EOI should be sent.

### **Buffered Mode**

When the 8259A is used in a large system where bus driving buffers are required on the data bus and the cascading mode is used, there exists the problem of enabling buffers.

The buffered mode will structure the 8259A to send an enable signal on  $\overline{SP}/\overline{EN}$  to enable the buffers. In this mode, whenever the 8259A's data bus outputs are enabled, the  $\overline{SP}/\overline{EN}$  output becomes active.

This modification forces the use of software programming to determine whether the 8259A is a master or a slave. Bit 3 in ICW4 programs the buffered mode, and bit 2 in ICW4 determines whether it is a master or a slave.

### CASCADE MODE

The 8259A can be easily interconnected in a system of one master with up to eight slaves to handle up to 64 priority levels.

The master controls the slaves through the 3 line cascade bus. The cascade bus acts like chip selects to the slaves during the INTA sequence.

In a cascade configuration, the slave interrupt outputs are connected to the master interrupt request inputs. When a slave request line is activated and afterwards acknowledged, the master will enable the corresponding slave to release the device routine address during bytes 2 and 3 of INTA. (Byte 2 only for 8086/8088).

The cascade bus lines are normally low and will contain the slave address code from the trailing edge of the first INTA pulse to the trailing edge of the third pulse. Each 8259A in the system must follow a separate initialization sequence and can be programmed to work in a different mode. An EOI command must be issued twice: once for the master and once for the corresponding slave. An address decoder is required to activate the Chip Select (CS) input of each 8259A.

The cascade lines of the Master 8259A are activated only for slave inputs, non-slave inputs leave the cascade line inactive (low).




Figure 11. Cascading the 8259A



# 8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE

- MCS-85<sup>TM</sup> Compatible 8255A-5
- 24 Programmable I/O Pins
- **■** Completely TTL Compatible
- Fully Compatible with Intel Microprocessor Families
- Improved Timing Characteristics
- Direct Bit Set/Reset Capability Easing Control Application Interface
- Reduces System Package Count
- **Improved DC Driving Capability**
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range
- 40 Pin DIP Package

(See Intel Packaging: Order Number: 240800-001, Package Type P)

The Intel 8255A is a general purpose programmable I/O device designed for use with Intel microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.




Figure 1. 8255A Block Diagram

August 1991 Order Number: 231308-003

## 8255A FUNCTIONAL DESCRIPTION

### General

The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

### **Data Bus Buffer**

This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

## Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the

CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

## (CS)

Chip Select. A "low" on this input pin enables the communication between the 8255A and the CPU.

## (RD)

Read. A "low" on this input pin enables the 8255A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255A.

## (WR)

Write. A "low" on this input pin enables the CPU to write data or control words into the 8255A.

## $(A_0 \text{ and } A_1)$

Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus  $(A_0$  and  $A_1)$ .




Figure 3. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions

### 8255A BASIC OPERATION

| A <sub>1</sub> | A <sub>0</sub> | RD | WR | CS | Input Operation (READ)   |
|----------------|----------------|----|----|----|--------------------------|
| 0              | 0              | 0  | 1  | 0  | Port A → Data Bus        |
| 0              | 1              | 0  | 1  | 0  | Port B → Data Bus        |
| 1              | 0              | 0  | 1  | 0  | Port C → Data Bus        |
|                |                |    |    |    | Output Operation (WRITE) |
| 0              | 0              | 1  | 0  | 0  | Data Bus → Port A        |
| 0              | 1              | 1  | 0  | 0  | Data Bus → Port B        |
| 1              | 0              | -  | 0  | 0  | Data Bus → Port C        |
| 1              | 1              | 1  | .0 | 0  | Data Bus → Control       |
|                |                |    |    |    | Disable Function         |
| Х              | X              | Х  | Х  | 1  | Data Bus → 3-State       |
| 1              | 1              | 0  | 1  | 0  | Illegal Condition        |
| X              | Х              | 1  | 1  | 0  | Data Bus → 3-State       |

### (RESET)

Reset. A "high" on this input clears the control register and all ports (A, B, C) are set to the input mode.

## **Group A and Group B Controls**

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the 8255A. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 8255A.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A—Port A and Port C upper (C7-C4)
Control Group B—Port B and Port C lower (C3-C0)

The Control Word Register can **Only** be written into. No Read operation of the Control Word Register is allowed.

## Ports A, B, and C

The 8255A contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255A.

Port A. One 8-bit data output latch/buffer and one 8-bit data input latch.

**Port B.** One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

**Port C.** One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B.






Figure 4. 8225A Block Diagram Showing Group A and Group B Control Functions

| Pin Configuration |    |    |                  |          |  |  |  |  |  |
|-------------------|----|----|------------------|----------|--|--|--|--|--|
| PA3 [             |    | 40 | PA4              |          |  |  |  |  |  |
| PAZ 🗖             | 2  | 39 | PAS              |          |  |  |  |  |  |
| PA1               | 3  | 36 | PA6              |          |  |  |  |  |  |
| PAO [             | 4  | 37 | PA?              |          |  |  |  |  |  |
| 配口                | 5  | 36 | □ we             |          |  |  |  |  |  |
| द्धः 🖯            | 6  | 35 | RESET            |          |  |  |  |  |  |
| GND 🗀             | 7  | 34 | D <sub>0</sub>   |          |  |  |  |  |  |
| A1 [              | •  | 33 | D 0,             |          |  |  |  |  |  |
| A0 [              | •  | 32 | <b>⊒</b> 03      |          |  |  |  |  |  |
| <b>9</b> C7 ☐     | 10 | 31 | Γ,               |          |  |  |  |  |  |
| PC6 🗀             |    | 30 |                  |          |  |  |  |  |  |
| <b>P</b> C5 □     |    | 29 | -, -, s          |          |  |  |  |  |  |
| PC4               |    |    | □ ₽6             |          |  |  |  |  |  |
| PC0 [             |    |    | □ D <sub>7</sub> |          |  |  |  |  |  |
| PC1 []            |    |    | . TYcc           |          |  |  |  |  |  |
| <b>P</b> C2 □     |    | 25 | <b>₽B</b> 7      |          |  |  |  |  |  |
| PC3 🗍             |    | 24 | <u> </u>         |          |  |  |  |  |  |
| P80 📑             |    | 23 |                  |          |  |  |  |  |  |
| PB1 []            |    | 22 | P84              |          |  |  |  |  |  |
| PB2 [             | 20 | 21 | PB3              |          |  |  |  |  |  |
|                   |    |    |                  | 231308-5 |  |  |  |  |  |

| Pin | Names |
|-----|-------|
|     |       |

| f                              |                           |
|--------------------------------|---------------------------|
| D <sub>7</sub> -D <sub>0</sub> | Data Bus (Bi-Directional) |
| RESET                          | Reset Input               |
| <u>cs</u>                      | Chip Select               |
| RD                             | Read Input                |
| WR                             | Write Input               |
| A0, A1                         | Port Address              |
| PA7-PA0                        | Port A (BIT)              |
| PB7-PB0                        | Port B (BIT)              |
| PC7-PC0                        | Port C (BIT)              |
| V <sub>CC</sub>                | + 5 Volts                 |
| GND                            | 0 Volts                   |

## 8255A OPERATIONAL DESCRIPTION

## **Mode Selection**

There are three basic modes of operation that can be selected by the system software:

3-103



Mode 0-Basic Input/Output

Mode 1—Strobed Input/Output

Mode 2-Bi-Directional Bus

When the reset input goes "high" all ports will be set to the input mode (i.e., all 24 lines will be in the high impedance state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.




Figure 5. Basic Mode Definitions and Bus Interface




Figure 6. Mode Definition Format

The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255A has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

## Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.




Figure 7. Bit Set/Reset Format

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

## **Interrupt Control Functions**

When the 8255A is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the bit set/reset function of port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.

INTE flip-flop definition:

(BIT-SET)—INTE is set—Interrupt enable

(BIT-RESET)—INTE is RESET—Interrupt disable

#### NOTE:

All Mask flip-flops are automatically reset during mode selection and device Reset.


## **Operating Modes**

MODE 0 (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port.

Mode 0 Basic Functional Definitions:


- Two 8-bit ports and two 4-bit ports.
- · Any port can be input or output.
- · Outputs are latched.
- · Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.

### MODE 0 (BASIC INPUT)





## MODE 0 (BASIC OUTPUT)





## **MODE 0 PORT DEFINITION**


|                | Α              |                | 3              | Gro    | Group A Gro       |    | ир В   |                   |
|----------------|----------------|----------------|----------------|--------|-------------------|----|--------|-------------------|
| D <sub>4</sub> | D <sub>3</sub> | D <sub>1</sub> | D <sub>0</sub> | Port A | Port C<br>(Upper) | #  | Port B | Port C<br>(Lower) |
| 0              | 0              | 0              | 0              | OUTPUT | OUTPUT            | 0  | OUTPUT | OUTPUT            |
| 0              | 0              | 0              | 1              | OUTPUT | OUTPUT            | 1  | OUTPUT | INPUT             |
| 0              | 0              | 1              | 0              | OUTPUT | OUTPUT            | 2  | INPUT  | OUTPUT            |
| 0              | 0              | 1              | 1              | OUTPUT | OUTPUT            | 3  | INPUT  | INPUT             |
| 0              | 1              | 0              | 0              | OUTPUT | INPUT             | 4  | OUTPUT | OUTPUT            |
| 0              | 1              | 0              | 1              | OUTPUT | INPUT             | 5  | OUTPUT | INPUT             |
| 0              | 1              | 1              | 0              | OUTPUT | INPUT             | 6  | INPUT  | OUTPUT            |
| 0              | 1              | 1              | 1              | OUTPUT | INPUT             | 7  | INPUT  | INPUT             |
| 1              | 0              | 0              | 0              | INPUT  | OUTPUT            | 8  | OUTPUT | OUTPUT            |
| 1              | 0              | 0              | 1              | INPUT  | OUTPUT            | 9  | OUTPUT | INPUT             |
| 1              | 0              | 1              | 0              | INPUT  | OUTPUT            | 10 | INPUT  | OUTPUT            |
| 1              | 0              | 1              | 1              | INPUT  | OUTPUT            | 11 | INPUT  | INPUT             |
| 1              | 1              | 0              | 0              | INPUT  | INPUT             | 12 | OUTPUT | OUTPUT            |
| 1              | 1              | 0              | 1              | INPUT  | INPUT             | 13 | OUTPUT | INPUT             |
| 1              | 1              | 1              | 0              | INPUT  | INPUT             | 14 | INPUT  | OUTPUT            |
| 1              | 1              | 1              | 1              | INPUT  | INPUT             | 15 | INPUT  | INPUT             |





### **MODE CONFIGURATIONS**














































### **Operating Modes**

MODE 1 (Strobed Input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In mode 1, port A and port B use the lines on port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output.
   Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

## **Input Control Signal Definition**

STB (Strobe Input). A "low" on this input loads data into the input latch.

## IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by STB input being low and is reset by the rising edge of the RD input.

### **INTR** (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.



### INTE A

Controlled by bit set/reset of PC<sub>4</sub>.

### INTE B

Controlled by bit set/reset of PC2.




Figure 8. MODE 1 Input




Figure 9. MODE 1 (Strobed Input)



### **Output Control Signal Definition**

OBF (Output Buffer Full F/F). The OBF output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by ACK input being low.

ACK (Acknowledge Input). A "low" on this input informs the 8255A that the data from port A or port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request). A "high" on this output can be used to interrupt the CPU when an output

device has accepted data transmitted by the CPU. INTR is set when  $\overline{ACK}$  is a "one",  $\overline{OBF}$  is a "one", and INTE is a "one". It is reset by the falling edge of  $\overline{WR}$ 

#### INTE A

Controlled by bit set/reset of PC6.

#### INTE B

Controlled by bit set/reset of PC2.




Figure 10. MODE 1 Output




Figure 11. MODE 1 (Strobed Output)




Figure 12. Combinations of MODE 1

#### Combinations of MODE 1

Port A and Port B can be individually defined as input or output in MODE 1 to support a wide variety of strobed I/O applications.

### **Operating Modes**

MODE 2 (Strobed Bidirectional Bus I/O). This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to MODE 1. Interrupt generation and enable/disable functions are also available.

MODE 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

# Bidirectional Bus I/O Control Signal Definition

**INTR (Interrupt Request).** A high on this output can be used to interrupt the CPU for both input or output operations.

#### **Output Operations**

OBF (Output Buffer Full). The OBF output will go "low" to indicate that the CPU has written data out to port A.

ACK (Acknowledge). A "low" on this input enables the tri-state output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE 1 (The INTE Flip-Flop Associated with OBF). Controlled by bit set/reset of PC<sub>6</sub>.

#### **Input Operations**

STB (Strobe Input). A "low" on this input loads data into the input latch.



IBF (Input Buffer Full F/F). A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop Associated with IBF). Controlled by bit set/reset of PC<sub>4</sub>.




Figure 13. MODE Control Word




Figure 14. MODE 2




Figure 15. MODE 2 (Bidirectional)

3-113




Figure 16. MODE 1/4 Combinations



### **Mode Definition Summary**

| Mode Definition Sumi |        |     |
|----------------------|--------|-----|
|                      | MODE 0 |     |
|                      | IN     | OUT |
| PA <sub>0</sub>      | IN     | OUT |
| PA <sub>1</sub>      | IN     | OUT |
| PA <sub>2</sub>      | IN     | OUT |
| PA <sub>3</sub>      | IN     | OUT |
| $PA_4$               | IN     | OUT |
| PA <sub>5</sub>      | IN     | OUT |
| PA <sub>6</sub>      | IN     | OUT |
| PA <sub>7</sub>      | IN     | OUT |
| PB <sub>0</sub>      | IN     | OUT |
| PB <sub>1</sub>      | IN     | OUT |
| PB <sub>2</sub>      | IN     | OUT |
| PB <sub>3</sub>      | IN     | OUT |
| PB <sub>4</sub>      | IN     | OUT |
| PB <sub>5</sub>      | IN     | OUT |
| PB <sub>6</sub>      | ίN     | OUT |
| PB <sub>7</sub>      | lN     | OUT |
| PC <sub>0</sub>      | IN     | OUT |
| PC <sub>1</sub>      | IN     | OUT |
| PC <sub>2</sub>      | IN     | OUT |
| PC <sub>3</sub>      | IN     | OUT |
| $PC_4$               | IN     | OUT |
| PC <sub>5</sub>      | IN     | OUT |
| PC <sub>6</sub>      | ١N     | OUT |
| PC <sub>7</sub>      | IN     | OUT |

| MODE 1  |   |  |  |
|---|---|--|--|
| IN  | OUT   |  |  |
| IN  | OUT   |  |  |
| IN I  | OUT   |  |  |
| IN  | · OUT   |  |  |
| iN  | OUT   |  |  |
| lN .  | OUT   |  |  |
| IN  | OUT   |  |  |
| IN  | OUT   |  |  |
| Z   | OUT   |  |  |
| INTR <sub>B</sub> IBF <sub>B</sub> STB <sub>B</sub> INTR <sub>A</sub> STB <sub>A</sub> IBF <sub>A</sub> I/O | INTR <sub>B</sub> OBF <sub>B</sub> ACK <sub>B</sub> INTR <sub>A</sub> I/O I/O ACK <sub>A</sub> OBF <sub>A</sub> |  |  |

| MODE 2                                       |  |  |
|--|--|--|
| GROUP A ONLY                                 |  |  |
| $\longleftrightarrow$                        |  |  |
| <b>←→</b>                                    |  |  |
| <b>←</b>                                     |  |  |
|  |  |  |
|  |  |  |
| <del></del>                                  |  |  |
| <del></del>                                  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| 1/0  |  |  |
| 1/0  |  |  |
| I/O  |  |  |
| INTR <sub>A</sub><br>STB <sub>A</sub>        |  |  |
| IRF.   |  |  |
| ACK.   |  |  |
| IBFA<br>ACK <sub>A</sub><br>OBF <sub>A</sub> |  |  |
|  |  |  |

MODE 0 OR MODE 1 ONLY

# Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs-

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs-

Bits in C upper (PC<sub>7</sub>-PC<sub>4</sub>) must be individually accessed using the bit set/reset function.

Bits in C lower (PC<sub>3</sub>-PC<sub>0</sub>) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

# Source Current Capability on Port B and Port C

Any set of **eight** output buffers, selected randomly from Ports B and C can source 1 mA at 1.5 volts.

This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

#### Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.






Figure 17. MODE 1 Status Word Format




Figure 18. MODE 2 Status Word Format

#### **APPLICATIONS OF THE 8255A**

The 8255A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 8255A to exactly "fit" the application. Figures 19 through 25 represent a few examples of typical applications of the 8255A.




Figure 19. Printer Interface




Figure 20. Keyboard and Display Interface

# **Binary Search**

mov dx,mid

org 100h outer: loop x mov si,offset arr mov di,offset len shr dx,1 sub di,2 add dx,1 mov ax,len add len,1 mov high,ax cmp dx,len shl high,1 ;array index jg check cmp dx,len mov cx,len jle found x: check: mov ax,high mov dx,0 add ax,low found: shr ax,1 ret test ax,1 arr dw jnz x1 jmp y1 1111h,2222h,3333h,4444h,5555h,666 6h,7777h,8888h,9999h,0aaaah x1:add ax,1 len dw ((\$-arr)/2 -1) y1: key dw 04444h ;even addresses mov mid,ax low dw 0 high dw 0 mov dx,key mid dw 0 mov si, mid cmp dx,arr[si] jz zero cmp dx,arr[si] jl less cmp dx,arr[si] jg great less: mov bx,mid mov high,bx ;sub high,2 jmp outer great: mov bx,mid mov low,bx ;add low,2 jmp outer zero:

## **Insertion Sort**

mov [si],bx org 100h start: mov ax,4H mov si,offset array push ax pop bx mov ax,14H inc di push ax mov [di],bx mov ax,8H start2: push ax mov al,[si] mov ax,24H mov dl,[di] push ax cmp al,dl mov ax,6H jle A push ax mov ax,9H call swap push ax A: inc si mov ax,17H cmp si,di push ax jl start2 mov ax,34H loop start push ax hlt mov ax,5H push ax proc swap mov ax,2H mov al,[di] push ax mov dl,[si] mov [di],dl mov [si],al array db 10 dup(?) ret mov si,offset array endp mov di,si mov cx,10d ret pop bx

## **Bubble Sort**

# **Reverse String**

org 100h org 100h

mov cx,10

mov cx,len

outer: mov di,cx

mov dx,20 shr cx,1

mov bx,0h mov ax,cx

inner: dec di

cmp bx,12h ;doesn't go out of loop

jge ou mov bx,0

mov ax, word ptr arr[bx]

add bx,2 a: mov al,str[di]

cmp ax,word ptr arr[bx] mov dl,str[bx]

jng skip mov str[bx],al

mov si,word ptr arr[bx] mov str[di],dl

mov word ptr arr[bx],ax inc bx

mov ax,si dec di

mov word ptr arr[bx-2],ax loop a

skip:

cmp bx,dx ret

jl inner

ou: str db 'surbhit kapoor'

loop outer len dw (\$-str)

ret

arr dw 1h,5h,3h,0h,2h,7h,8h,16h,4h,9h

# Inserting String in b/w

dec len

org 100h mov cx,len ;finding lenght of str2 mov di,offset str1 mov di,offset str1 mov si,offset str2 add di,7 mov bx,si ;both bx and si point to starting \$ of str2 inc bx dec si na: dec si mov al,[bx] mov [bx],'' mov dx,ds stosb mov es,dx inc bx add di,7 loop na ;equating extra segment to data segment ;moving name mov [bx],'' ;to eliminate \$ of str2 mov cx,6 **PUSHING:** mov [di],'' ;inserting space after name push word ptr[si] mov cx,6 dec si inc di ;to point after name and space dec si loop PUSHING ; pushing reverse in stack POPPING: pop [di] mov cx,100 add di,2 mov di,offset str2 loop POPPING ;poping from stack inc di mov al,'\$' ret repne scasb str1 db '\$Hello How Are You\$' sub len,cx str2 db '\$SURBHIT KAPOOR\$'

len dw 100

## Procedure max min

org 100h add bx,2 loop pushing2 mov si,offset arr mov bx,si ;calling minimum procedure mov di,si call minimum ;all three point to arr pop dx mov min,dx add di,cx ;add di,cx ;pushing max and min in stack ;di points to far place to pop and compare push max push min ;pushing array in stack ;calling difference procedure mov cx,5 call difference pushing1: pop dx push [bx] mov diff,dx add bx,2 loop pushing1 ret ;calling maximum procedure arr dw 90h,60h,40h,10h,50h call maximum max dw 0 pop dx min dw 0 mov max,dx diff dw 0 ;pushing array in stack proc maximum mov bx,offset arr pop ax mov cx,5 ;for ip pushing2: mov dx,arr[0] push [bx]

;considering maximum variable

mov bx,di jmp afterthis mov cx,5 four: one: mov dx,[bx] pop [bx] afterthis: cmp dx,[bx] ;sub bx,2 add bx,2 jb two jmp after loop three two: push dx mov dx,[bx] ;pushing minimum in stack after: push ax ;sub bx,2 ;for ip add bx,2 ret loop one minimum endp push dx ;pushing maximum in stack proc difference push ax pop ax ;for ip ;for ip ret pop bx maximum endp pop dx sub dx,bx proc minimum push dx pop ax ;pushing difference in stack ;for ip push ax mov dx,arr[0] ;for ip ;considering minimum variable ret difference endp mov bx,di mov cx,5 three: pop [bx] cmp dx,[bx] ja four

# **Find Replace Count**

```
org 100h
                                                            loop loopi
mov di,offset s1
                                                            sub si,l2
mov si,offset s2
                                                            xchg bx,si
mov bx,offset s3
                                                            sub si,l2
mov dx,ds
                                                            рор сх
mov es,dx
               ;equate es to ds
                                                            sub cx,l2
mov al,[si]
               ;first element
                                                            jmp after
mov dx,di
                                                          else:
                                                                       ;if string does not match
add dx,l1
              ;end of string
                                                            рор сх
dec dx
                                                          after:
mov cx,l1
                                                            pop si
loopo:
                                                            cmp di,dx
  mov al,[si]
                ;first byte of second string
                                                          jb loopo
  repne scasb
                                                        hlt
  push si
  push cx
                                                        ret
  mov cx,l2
  dec di
                                                        s1 db
  repe cmpsb
                                                        'hellojigyasuwjigyasujigyasudoingjigyasu'
  jnz else:
                                                        I1 dw ($-s1)
    inc count
                                                        s2 db 'jigyasu'
    xchg si,bx
                                                        12 dw ($-s2)
    sub di,l2
                                                        s3 db 'surbhit'
    mov cx,l2
                                                        count db 0
    loopi:
       mov al,[si]
       stosb
       inc si
```

## **Reverse Words**

## **Number of Bits**

```
org 100h
                                                      org 100h
  mov cx,l1
  mov di,offset s1
                                                      MOV BL,B;
  mov si,di
                                                      MOV CX,8h;
  loopo:
                                                      MOV AX,0h;
    cmp [si],' '
                                                      Looop:
    jnz after
                                                      RCR BL,1h;
       mov bx,si
                                                      MOV DX,0h;
       dec si
                                                      ADC DX,0x0;
       loopi:
                                                      CMP DX,1h;
        mov al,[si]
                                                      JNE here;
        mov dl,[di]
                                                      INC AX;
        mov [si],dl
                                                      here: LOOP looop;
        mov [di],al
                                                      ret
        inc di
                                                      B db 07h;
         dec si
        cmp si,di
        jg loopi:
       mov si,bx
       mov di,si
       inc di
     after:
      inc si
  loop loopo
ret
s1 db 'lapinam ytisrevinu rupiaj '
I1 dw ($-s1)
```

# Merge Sort

inc di

```
org 100h
                                                       eol:
                                                        inc bx
mov si,0;,offset ar1
                                                        loop loopo
mov di,0;,offset ar2
mov bx,0
                                                      ret
mov cx,leng
                                                      base1 dw 0
;mov base1,si
                                                      base2 dw 0
;mov base2,di
                                                      ar1 db 1,5,6,7,9
;add base1,cx
                                                      ar2 db 2,3,4,5,8
;add base2,cx
                                                      leng dw ($-ar2)
shl cx,1
                                                      ar3 db 10 (?)
loopo:
  mov al,ar1[si]
  mov dl,ar2[di]
  cmp leng,di
  jbe l2
  cmp leng,si
  jbe l1
  cmp al,dl
  ja l1
  12:
    mov ar3[bx],al
    inc si
  jmp eol
  11:
    mov ar3[bx],dl
```

## **Selection Sort**

```
org 100h
                                                           b2:
                                                          inc di
mov bx,offset arr
                                                          b1:
                                                          mov arr[di],dl
mov si ,1 ;i
                                                          рор сх
mov di ,0 ;j
                                                          11:
mov cx,leng
                                                          inc si
mov ax,cx
                                                          loop loopo
dec ah
dec cx
                                                       ret
loopo:
                                                       arr db 9,8,7,6,5,4,3,2,1
   mov di,si
                                                       leng dw ($-arr)
   dec di
   mov dl,arr[si]
   cmp dl,arr[di]
   ja l1
   push cx
   loopi:
     mov cx,ax
     cmp arr[di],dl
     jb b2 ;if it is smaller
     mov dh,arr[di]
     mov arr[di+1],dh
     cmp di,0
     jz b1
     dec di
     loop loopi
```

## Linked List

```
org 100h
                                                    MOV [556h],0x0378;
                                                    MOV [544h],555h;
MOV [234h],0x10;
                                                  RET;
MOV [235h],0543h;
MOV [543h],0x20;
MOV [544h],0378h;
MOV [378h],0x40;
MOV [379h],222h;
MOV [222h],0x50;
MOV [223h],0xFFFF;
CALL Traverse;
CALL Insert;
Call Traverse;
ret
Traverse PROC
  MOV SI,234h;
  lol:
  MOV AL,[SI];
  MOV DI,SI;
  INC DI;
  MOV SI,[DI];
  CMP SI,0xFFFF;
  JNE lol;
RET;
Insert PROC
  MOV [555h],0x30;
```

# Maximum using Macro

# Maximum in Memory

maxim macro a,b m1 macro a,b

mov ax,a

mov ax,a mov bx,b

cmp ax,b endm

jle x

mov dx,a org 100h

jmp y

x:mov dx,b mov dx,memloc[0]

y:nop mov a,dx

endm mov dx,memloc[2]

mov b,dx

org 100h mov dx,memloc[4]

m1 a,b

maxim 40h,20h ;result in dx

ret

ret

memloc dw 1122h,1125h,1128h

a dw 0

b dw 0