


# SOC Lab

## Lab 3

電子碩二 311510060 李秉翰

### Block Diagram



### Describe operation

- How to receive data-in and tap parameters and place into SRAM  
When signal "awvalid" raises, check the "awaddr". If the "awaddr" is 12'h00, raise the "awready" and "wready" signal to write the "ap\_signal" register to get ap\_start signal. If the "awaddr" is 12'h10, raise the "awready" and "wready" signal to write the "length" register to store the data length. If the "awaddr" is equal or bigger than 12'h20, raise the "awready", "wready", "tap\_EN", "tap\_WE" and write the address

“awaddr – 12’h20” to reg: tap\_A\_buffer(connect to tap\_A) and write the data to reg: tap\_Di\_buffer(connect to tap\_Di). Then, the tap parameters can place into SRAM. After all, reset the “wready” and “awready” signal in order to receive the next tap parameter.

- How to access shiftram and tapRAM to do computation

**State “DATA\_INPUT\_0”:** Save the first input data from axi-Stream into the shiftRAM (dataRAM) and set the address 12’h00 to reg: data\_A\_buffer (connect to data\_A). Read the coeff at tap\_A = 12’h00 which was stored in the tapRAM and multiplied by the input data “ss\_tdata” and store the result in the reg: multi\_buffer.

**State “DATA\_INPUT\_1”:** Save the input data except the first one from axi-Stream into the shiftRAM (dataRAM). Read the coeff at tap\_A = 12’h00 which was stored in the tapRAM and multiplied by the input data “ss\_tdata” and store the result in the reg: multi\_buffer.

**State “coeff\_0” to “coeff\_9”:** Multiple the “tap\_Do” by the “data\_Do” and store in the reg: multi\_buffer. Plus the reg: tap\_A\_buffer with 12’h04 to read the next coeff for the next state. Then check the reg: data\_A\_buffer. If it equal to 12’h00, write it to 12’h28. Otherwise, minus with 12’h04 read the previous data stored in the dataRAM. At the same time, save the data “acc + multi\_buffer” into reg: acc.

**State “coeff\_10”:** Because the last data\_A and tap\_A has changed at the previous state, this state only need to do multiple store in the reg: multi\_buffer and accumulate “acc +multi\_buffer”.

**State “OUTPUT”:** raise the signal “sm\_tvalid” and output the data with “acc+multi\_buffer”. Then the next state change to state “DATA\_INPUT\_1”

Through state “DATA\_INPUT\_1” to “OUTPUT”, the fir will start calculate with the coeff stored in the address “12’h00” in the tapRAM and the data which the address shift 12’h04 every cycle in the dataRAM.

- How ap\_done is generated

After the last data is calculated and transferred, write the ap\_done signal to 1.

**Resource usage: including FF, LUT, BRAM**

FF: 263

LUT: 248

## Report Cell Usage:

	Cell	Count
1	BUFG	1
2	CARRY4	34
3	DSP48E1	6
4	LUT1	27
5	LUT2	63
6	LUT3	5
7	LUT4	87
8	LUT5	34
9	LUT6	32
10	FDCE	167
11	FDRE	96
12	IBUF	158
13	OBUF	169

## Timing Report

- Try to synthesize the design with maximum frequency

The minimum period can achieve 3.899 ns.

The maximum frequency is 256.476 MHz.

The screenshot displays the Xilinx Vivado IDE interface. The top window is the 'Timing Constraints' editor, showing a single clock constraint for 'axis\_clk' with a period of 3.899 ns. The bottom window is the 'Design Timing Summary' report, which provides a detailed overview of the timing analysis results.

**Timing Constraints Editor:**

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell	Current
1	axis_clk	3.899	0.000	1.949	<input type="checkbox"/>	[get_ports axis_clk]	fir.xdc		

**Design Timing Summary:**

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	0.001 ns	Worst Hold Slack (WHS):	0.067 ns	Worst Pulse Width Slack (WPWS):	1.449 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	522	Total Number of Endpoints:	522	Total Number of Endpoints:	264

All user specified timing constraints are met.

- Report timing on longest path, slack

```

545 Max Delay Paths
546 -----
547 Slack (MET) : 0.001ns (required time - arrival time)
548 Source: genblk1.data_A_buffer_reg[2]/C
549 (rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@1.949ns period=3.899ns})
550 Destination: genblk1.data_A_buffer_reg[10]/D
551 (rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@1.949ns period=3.899ns})
552 Path Group: axis_clk
553 Path Type: Setup (Max at Slow Process Corner)
554 Requirement: 3.899ns (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
555 Data Path Delay: 3.762ns (logic 1.145ns (30.436%) route 2.617ns (69.564%))
556 Logic Levels: 4 (LUT4=2 LUT5=1 LUT6=1)
557 Clock Path Skew: -0.145ns (DCD - SCD + CPR)
558 Destination Clock Delay (DCD): 2.128ns = ( 6.027 - 3.899 )
559 Source Clock Delay (SCD): 2.456ns
560 Clock Pessimism Removal (CPR): 0.184ns
561 Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
562 Total System Jitter (TSJ): 0.071ns
563 Total Input Jitter (TIJ): 0.000ns
564 Discrete Jitter (DJ): 0.000ns
565 Phase Error (PE): 0.000ns
566
567 Location Delay type Incr(ns) Path(ns) Netlist Resource(s)
568 -----
569 (clock axis_clk rise edge)
570 0.000 0.000 r axis_clk (IN)
571 0.000 0.000 r axis_clk
572 net (fo=0) 0.000 0.000 r axis_clk_IBUF_inst/I
573 0.972 0.972 r axis_clk_IBUF_inst/O
574 net (fo=1, unplaced) 0.800 1.771 r axis_clk_IBUF
575 0.101 1.872 r axis_clk_IBUF_BUFG_inst/I
576 net (fo=263, unplaced) 0.584 2.456 r axis_clk_IBUF_BUFG_inst/O
577 0.478 2.934 r genblk1.data_A_buffer_reg[2]/C
578 0.765 3.699 r genblk1.data_A_buffer_reg[2]/Q
579 0.295 3.994 r genblk1.data_A_buffer[11]_i_10/I1
580 net (fo=1, unplaced) 0.449 4.443 r genblk1.data_A_buffer[11]_i_10/O
581 0.124 4.567 r genblk1.data_A_buffer[11]_i_8/I5
582 0.124 4.567 r genblk1.data_A_buffer[11]_i_8/O
583
584 LUT6 (Prop_lut6_I5_0) 0.124 4.567 r genblk1.data_A_buffer[11]_i_8/O
585 net (fo=2, unplaced) 0.460 5.027 r genblk1.data_A_buffer[11]_i_8_n_0
586
587 LUT5 (Prop_lut5_I0_0) 0.124 5.151 r genblk1.data_A_buffer[11]_i_4/I0
588 net (fo=9, unplaced) 0.943 6.094 r genblk1.data_A_buffer[11]_i_4_n_0
589
590 LUT4 (Prop_lut4_I1_0) 0.124 6.218 r genblk1.data_A_buffer[10]_i_1/I1
591 net (fo=1, unplaced) 0.000 6.218 r genblk1.data_A_buffer[10]_i_1_n_0
592 FDCE r genblk1.data_A_buffer_reg[10]/D
593
594 -----
595 (clock axis_clk rise edge)
596 3.899 3.899 r axis_clk (IN)
597 0.000 3.899 r axis_clk
598 net (fo=0) 0.000 3.899 r axis_clk_IBUF_inst/I
599 0.838 4.737 r axis_clk_IBUF_inst/O
600 net (fo=1, unplaced) 0.760 5.497 r axis_clk_IBUF
601 0.091 5.588 r axis_clk_IBUF_BUFG_inst/I
602 net (fo=263, unplaced) 0.439 6.027 r axis_clk_IBUF_BUFG_inst/O
603 0.184 6.210 r genblk1.data_A_buffer_reg[10]/C
604 clock pessimism 0.184 6.210
605 clock uncertainty -0.035 6.175
606 FDCE (Setup_fdce_C_D) 0.044 6.219 genblk1.data_A_buffer_reg[10]
607
608 -----
609 required time 6.219
610 arrival time -6.218
611
612 -----
613 slack 0.001


```

## Simulation Waveform

### ● ap signal


ap\_start at 1145 ns and ap\_done at 79155 ns

It takes 78010 ns, that is 7801 clock cycles with cycles time 10 ns.




## ● coefficient program, and read back(AXI-Lite)



receive coefficient from AXI-WRITE and write into tapRAM




Read back



## ● Data-in stream-in




## ● Data-out stream-out



## ● RAM access control

### Tap RAM



### Data RAM

