

Point to note:

The "assign" statement represents continuous assignment, whereby the variable on the LHS gets updated whenever the expression on the RHS changes.

assign variable = expression;

The LHS must be a "net" type variable, typically a "wire".

The RHS can contain both "register" and "net" type variables.


A Verilog module can contain any number of "assign" statements; they are typically placed in the beginning after the port declarations.

The "assign" statement models behavioral design style, and is typically used to model combinational circuits.

\*\*ITT CHARAGERUR\*\*

\*\*PTEL ONLINE\*\*
\*\*CERTIFICATION COURSES\*\*

\*\*Hardware Modeling Using Verilog\*\*



## (a) Net data type

- · Nets represents connection between hardware elements.
- Nets are continuously driven by the outputs of the devices they are connected to.



- Net "a" is continuously driven by the output of the AND gate.
- Nets are 1-bit values by default unless they are declared explicitly
  - Default value of a net is "z"








NPTEL ONLINE CERTIFICATION COURSES Hardware Modeling Using Verilog

- Various "Net" data types are supported for synthesis in Verilog: - wire, wor, wand, tri, supply0, supply1, etc.
- "wire" and "tri" are equivalent; when there are multiple drivers driving them, the driver outputs are shorted together.
- "wor" and "wand" inserts an OR and AND gate respectively at the connection.
- "supply0" and "supply1" model power supply connections.
- The Net data type "wire" is most common.
















(b) Register Data Type

In Verilog, a "register" is a variable that can hold a value.

Unlike a "net" that is continuously driven and cannot hold any value.

Does not necessarily mean that it will map to a hardware register during synthesis.

Combinational circuit specifications can also use register type variables.

Register data types supported by Verilog:

i. reg : Most widely used

ii. integer : Used for loop counting (typical use)

iii. real : Used to store floating-point numbers

iv. time : Keeps track of simulation time (not used in synthesis)


```
module simple_counter (clk, rst, count);
input clk, rst;
output [31:0] count;
reg [31:0] count;
always @(posedge clk)
begin
if (rst)
count = 32'b0;
else
count = count + 1;
end
endmodule


| North Conunk
CERTIFICATION COURSES | Hardware Modeling Using Verilog
```

```
module simple_counter (clk, rst, count);
input clk, rst;
output [31:0] count;
reg [31:0] count;
always @(posedge clk or posedge rst)
begin
if (rst)
count = 32'b0;
else
count = count + 1;
end
endmodule

NPTEL ONLINE
CERTIFICATION COURSES

Hardware Modeling Using Verilog
```





- "time" data type:

  In Verilog, simulation is carried out with respect to a logical clock called simulation time.

  The "time" data type can be used to store simulation time.

  The system function "\$time" gives the current simulation time.

  Example:

  time curr\_time;

  initial

  curr\_time = \$time;

  WHELONLINE COLUNES Hardware Modeling Using Verilog
- Vectors

  Nets or "reg" type variable can be declared as vectors, of multiple bit widths.

  If bit width is not specified, default size is 1-bit.

  Vectors are declared by specifying a range [range1:range2], where range1 is always the most significant bit and range2 is the least significant bit.

  Examples:

  wire x, y, z; // Single bit variables

  wire [7:0] sum; // MSB is sum[7], LSB is sum[0]

  reg [31:0] MDR;

  reg [1:10] data; // MSB is data[1], LSB is data[10]

  reg clock;

  MOTEL ONLINE

  CERTIFICATION COURSES

  Hardware Modeling Using Verilog

```
Parts of a vector can be addressed and used in an expression.

Example:

A 32-bit instruction register, that contains a 6-bit opcode, three register operands of 5 bits each, and an 11-bit offset.

reg [31:0] IR; opcode = IR[31:26]; reg [5:0] opcode; reg1 = IR[25:21]; reg [4:0] reg1, reg2, reg3; reg2 = IR[20:16]; reg [10:0] offset; reg3 = IR[15:11]; offset = IR[10:0];
```

```
Multi-dimensional Arrays and Memories

• Multi-dimensional arrays of any dimension can be declared in Verilog.

• Example:

reg [31:0] register_bank[15:0]; // 16 32-bit registers integer matrix[7:0][15:0];


• Memories can be modeled in Verilog as a 1-D array of registers.


- Each element of the array is addressed by a single array index.


- Examples:


reg mem_bit[0:2047]; // 2K 1-bit words

reg [15:0] mem_word[0:1023]; // 1K 16-bit words
```





























```
module testbench;
reg X1,X2,X3,X4.X5,X6; wire OUT;
example DUT(X1,X2,X3,X4,X5,X6,OUT);
initial
begin
Smonitor ($time," X1=%b, X2=%b,
X3=%b, X4=%b, X5=%b, X6=%b,
OUT=%b", X1,X2,X3,X4,X5,X6,OUT);
#5 X1=1;X2=0; X3=0; X4=1; X5=0; X6=0;
#5 X1=1; X3=0;
#5 X5=1;
#5 $finish;
end
endmodule

Positional
Association

module example
(A,B,C,D,E,F,Y);
wire 11, 12, 13, 12,
nor #1 G3 (43,E,F);
nor #1 G3 (43,E,F);
nor #1 G3 (43,E,F);
nand #1 G4 (Y,t1,t2,t3);
endmodule
```

```
Hardware Modeling Issues

In terms of the hardware realization, the value computed can be assigned to:

A "wire"

A "flip-flop" (edge-triggered storage cell)

A "latch" (level-triggered storage cell)

A variable in Verilog can be either "net" or "register".

A "net" data type always map to a "wire" during synthesis.

A "register" data type maps either to a "wire" or a "storage cell" depending upon the context under which a value is assigned.
```

```
module reg_maps_to_wire (A, B, C, f1, f2);
input A, B, C;
output f1, f2;
wire A, B, C;
reg f1, f2;
always @(A or B or C)
begin
f1 = -(A & B);
f2 = f1 ^ C;
end
endmodule

MPTELONLINE
CERTIFICATION COURSES


Hardware Modeling Using Verilog
```

```
module a_problem_case (A, B, C, f1, f2);
    input A, B, C;
    output f1, f2;
    wire A, B, C;
    reg f1, f2;
    always @(A or B or C)
    begin
    f2 = f1 ^ f2;
    f1 = ~(A & B);
    end
    endmodule


Modeling Using Verilog
```


```
// A latch gets inferred here
module simple_latch (data, load, d_out);
input data, load;
output d_out;
wire t;
always @(load or data)
begin
if (!load)
t = data;
d_out = !t;
end
endmodule


MATELONUME
CERTIFICATION COURSES
Hardware Modeling Using Verilog
```

























```
module operator_example (x, y, f1, f2);
    input x, y;
    output f1, f2;
    wire [9:0] x, y; wire [4:0] f1; wire f2;
    assign f1 = x[4:0] & y[4:0];
    assign f2 = x[2] | -f1[3];
    assign f2 = -& x;
    assign f1 = f2 ? x[9:5] : x[4:0];
endmodule
```


```
// An 8-bit adder description
module parallel_adder (sum, cout, in1, in2, cin);
input [7:0] in1, in2;
input cin;
output [7:0] sum;
output [7:0] sum;
output cout;
assign #20 {cout,sum} = in1 + in2 + cin;
endmodule


| Note Longing | Centre Chiche Courses | Hardware Modeling Using Verilog
```

```
+ - ! ~ (unary)
     Operator
                                             * / %
   Precedence
                                           << >> >>>
                                                                     Precedence increases
                                           < <= > >=
Operators on same line have the
                                         == != === !==
& ~&
^ ~^
same precedence.
All operators associate left to
right in an expression, except ?:
                                               | ~|
Parentheses can be used to
                                                &&
change the precedence.
                                                Ш
                   NPTEL ONLINE CERTIFICATION COURSES Hardware Modeling Using Verilog
```









```
module muxtest;
reg [15:0] A; reg [3:0] S; wire F;

mux16tol M (.in(A), .sel(S), .out(F));

initial
begin
Sdumpfile ("mux16tol.vcd");
Sdumpvars (0,muxtest);
Smonitor (Stime," A=&h, S=&h, F=&b", A,S,F);
#5 A=16 h3f0a; S=4'h0;
#5 S=4'h1;
#5 S=4'h6;
#5 S=4'h6;
#5 S=4'h6;
#5 Sfinish;
end
endmodule


MTRHARAGRUR


MTRHARAGRUR


MTRHARAGRUR


MITCHARAGRUR


MIT
```




















Example 2

Version 1: Behavioral description of a 16-bit adder.

Generation of status flags:
Sign : whether the sum is negative or positive
Zero : whether the sum is zero
Carry : whether there is a carry out of the last stage
Parity : whether the number of 1's in the sum is even or odd
Overflow : whether the sum cannot fit in 16 bits

```
module alutest;
reg [15:0] X, Y;
wire [15:0] Z; wire S, ZR, CY, P, V;
ALU DUT (X, Y, Z, S, ZR, CY, P, V);
initial
begin
Sdumpfile ("alu.vcd"); $dumpvars (0,alutest);
$monitor ($time," X=%h, Y=%h, Z=%h, S=%h, Z=%h, CY=%b, P=%h,
V=%b", X, Y, Z, S, ZR, CY, P, V);
#5 X = 16'h8fff; Y = 16'h8000;
#5 X = 16'h8fff; Y = 16'h8000;
#5 X = 16'hAAAA; Y = 16'h5555;
#6 $finish;
end
endmodule

NOTELONLINE
CERTIFICATION COURSES Hardware Modeling Using Verilog
```

```
Simulation Output


0 X=XXXX, Y=XXXX, Z=XXXX, S=X, Z=X, CY=X, P=X, V=X
5 X=8fff, Y=8000, Z=0fff, S=0, Z=0, CY=1, P=1, V=1
10 X=fffe, Y=0002, Z=0000, S=0, Z=1, CY=1, P=1, V=0
15 X=aaaa, Y=5555, Z=fffff, S=1, Z=0, CY=0, P=1, V=0

IT KHARAGRUR

MPTEL ONLINE CRITIFICATION COURSES

Hardware Modeling Using Verilog
```






```
adder4 A0 (Z[3:0], c[1], X[3:0], Y[3:0], 1'b0);
adder4 A1 (Z[7:4], c[2], X[7:4], Y[7:4], c[1]);
adder4 A2 (Z[11:8], c[3], X[11:8], Y[11:8], c[2]);
adder4 A3 (Z[15:12], Carry, X[15:12], Y[15:12], c[3]);
endmodule


Behavioral description of a 4-bit adder

module adder4 (S, cout, A, B, cin);
input [3:0] A, B; input cin;
output [3:0] S; output cout;
assign {cout,S} = A + B + cin;
endmodule

MATELONINE
CERTIFICATION COURSES

Hardware Modeling Using Verilog
```





```
Version 4: Structural Modeling of Carry Lookahead Adder

| module adder4 (8, cout, A, B, cin); | input [3:0] A, B; input cin; | output [3:0] S, output cout; | wire p0, g0, p1, g1, p2, g2, p3, g3; | wire c1, c2, c3; | assign p0 = A[0] ^ B[0], p1 = A[1] ^ B[1], | p2 = A[2] ^ B[2], p3 = A[3] ^ B[3]; | assign g0 = A[0] & B[0], g1 = A[1] & B[1], | g2 = A[2] & B[2], g3 = A[3] & B[3]; | Contd... | Contd...
```

