binit7994@gmail.com ▼

Courses » Hardware Modeling using Verilog

Announcements

Course

Ask a Question

Progress

Mentor

FAQ

Register for Certification exam

Course outline

How to access the portal

Week 1

Week 2

- Lecture 6: VERILOG LANGUAGE FEATURES (PART 1)
- Lecture 7: VERILOG LANGUAGE FEATURES (PART 2)
- Lecture 8: VERILOG LANGUAGE FEATURES (PART 3)
- Lecture 9: VERILOG OPERATORS
- VERILOG MODELING EXAMPLES
- Lecture 11: VERILOG MODELING EXAMPLES (Contd)
- Week 2 Lecture Material
- Icarus User Guide
- Programming Assignment 1:4-bit adder-subtractor
- Programming Assignment 2:4-bit S-R latch
- Programming Assignment 3:8-to-1 Multiplexer
- Quiz : Week 2 Assignment 2
- Feedback for Week2

Week 3

Programming Assignment 2:4-bit S-R latch

Due on 2018-09-13, 23:59 IST

Write a Verilog module to implement a S-R-type latch at behavioral level. The module will take as arguments the following:

- i. 1-bit S and R inputs
- ii. 1-bit latch enable input En
- iii. 1-bit Q and Qc output

```
module srlatch (S, R, En, Q, Qc);
```

input S, R;

input En;

output Q, Qc;

Write a Verilog module to implement a 4-bit latch, by instantiating four **srlatch** declared above. The module will take as arguments the following:

- i. 4-bit S and R inputs for all four S-R-latches
- ii. 1-bit latch enable input En
- iii. 4-bit Q and Qc outputs from all four S-R-latches

```
module srlatch4 (S, R, En, Q, Qc);
```

input [3:0] S, R;

input En;

output [3:0] Q, Qc;

Please note that all four S-R-latches will activate on the common enable **En** input line.

DO NOT CHANGE THE MODULE(S) NAME AND ORDER OF THE VARIABLE(S) PASSED AS MODULE PARAMETER(S). KEEP THEM INTACT AS MENTIONED IN THE QUESTION.

```
Sample Test Cases
```

```
InputOutput
```

```
Test
Case0
         Pass: for Q(t) = 0000, Qc(t) = 1111 and S = 0000, R = 0000, En = 1, Q(t+1) = 0000, Qc(t+1) = 0000, Qc(t+1) = 0000
1
Test
Case1
         Pass: for Q(t) = 0101, Qc(t) = 1010 and S = 1100, R = 0000, En = 0, Q(t+1) = 0101, Qc(t+1) = 0101
2
Test
Case 2
         Pass: for Q(t) = 1111, Qc(t) = 0000 and S = 1100, R = 0011, En = 1, Q(t+1) = 1100, Qc(t+1) = 1100
3
Test
Case 3
         Pass: for Q(t) = 1100, Qc(t) = 0011 and S = 1010, R = 0101, En = 1, Q(t+1) = 1010, Qc(t+1) = 1010
4
```

Due Date Exceeded.

As per our records you have not submitted this assignment.

Sample solutions (Provided by instructor)

```
Select the Language . Verilog ▼
```

Download Videos

Assignment solution

Text Transcripts

```
input S, R;
input En;
output Q, Qc;
assign Q = ~(Qc | (R & En));
assign Qc = ~(Q | (S & En));
  8
 10
 11
12
 13
 14
      //4-bit S-R latch module
module srlatch4(S,R,En,Q,Qc);
  input [3:0] S, R;
  input En;
  output [3:0] Q, Qc;
 15
16
 17
 18
 19
20
21
            srlatch 10 (S[0],R[0],En,Q[0], Qc[0]);
srlatch 11 (S[1],R[1],En,Q[1], Qc[1]);
srlatch 12 (S[2],R[2],En,Q[2], Qc[2]);
srlatch 13 (S[3],R[3],En,Q[3], Qc[3]);
 22
 24
25
26
27
     endmodule
        /End of Sample Solution
 28
29
            module srlatch4_tb;
                  reg [3:0] S, R, Qp, Qcp;
reg En;
wire [3:0] Q, Qc;
 30
 31
32
 33
34
                   \begin{array}{lll} \mbox{srlatch4 srl4 ( S, R, En, Q, Qc);} \\ \mbox{srlatch srl } (S[\emptyset], R[\emptyset], En, Q[\emptyset], Qc[\emptyset]); \end{array} 
 35
36
 37
38
39
                  parameter STDIN = 32'h8000_0000;
                  integer testid;
integer ret;
 40
 41
42
43
                  initial begin
                        ret = $fscanf(STDIN,"%d",testid);
 44
                        case(testid)
 45
                              Ò:
                                           begin
 46
47
                                           S = 4'b0000; R = 4'b1111; En = 1;
#5; {Qp, Qcp} = {Q, Qc}; S = 4'b0000; R = 4'b0000; En = 1;
 48
                                     end
 49
                               1:
                                           begin
                                           S = 4'b0101; R = 4'b1010; En = 1;
#5; {Qp, Qcp} = {Q, Qc}; S = 4'b1100; R = 4'b0000; En = 0;
 50
51
52
53
54
55
56
57
                                     end
                               2:
                                           begin
                                           S = 4'b1111; R = 4'b0000; En = 1;
#5; {Qp, Qcp} = {Q, Qc}; S = 4'b1100; R = 4'b0011; En = 1;
                                     end
                                          begin
S = 4'b1100; R = 4'b0011; En = 1;
#5; {Qp, Qcp} = {Q, Qc}; S = 4'b1010; R = 4'b0101; En = 1;
                               3:
 59
 60
                                     end
 61
 62
                               default:
                                                 begin
                                                 $display("Bad testcase id %d",testid);
    $finish();
 63
 64
 65
                                           end
 66
                        endcase
 67
                        if ("(testid==0 && Q == 4'b0000 && Qc == 4'b1111) || (testid==1 && Q == 4'b0101 && || (testid==2 && Q == 4'b1100 && Qc == 4'b0011) || (testid==3 && Q
 68
 69
70
71
72
73
74
75
                               begin
                                     if ( ((testid==0 | testid==2 | testid==3) && Q[0] == 1'b0 && Qc[0] == 1'
                                     else
                                           fail_single();
                              end
 76
77
78
79
                        else
                              fail();
                  end
                  81
 82
83
                                     $finish();
                              end
                  endtask
 84
 85
 86
                  task fail; begin
 87
 88
                                           ..
<mark>$display("Fail: for Q(t) = %b, Qc(t) = %b and S = %b, R = %b, En =%b,</mark>
                                     $finish();
                              end
 90
 91
92
                  endtask
 93
                  task pass; begin
 94
                                                 display("Pass: for Q(t) = %b, Qc(t) = %b and S = %b, R = %b, En
 95
96
                                     $finish();
                              end
 97
                  endtask
 99
      endmodule
100
101
```

End

© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -



A project of



In association with



Funded by



Powered by

