



Register for
Certification exam

Course outline

How to access the portal

Week 1

Week 2

● Lecture 6: VERILOG LANGUAGE FEATURES (PART 1)

○ Lecture 7: VERILOG LANGUAGE FEATURES (PART 2)

○ Lecture 8: VERILOG LANGUAGE FEATURES (PART 3)

○ Lecture 9: VERILOG OPERATORS

○ Lecture 10: VERILOG MODELING EXAMPLES

○ Lecture 11: VERILOG MODELING EXAMPLES (Contd)

● Week 2 Lecture Material

● Icarus User Guide

● Programming Assignment 1:4-bit adder-subtractor

● **Programming Assignment 2:4-bit S-R latch**

● Programming Assignment 3:8-to-1 Multiplexer

● Quiz : Week 2 Assignment 2

○ Feedback for Week 2

Week 3

Programming Assignment 2:4-bit S-R latch

Due on 2018-09-13, 23:59 IST

Write a Verilog module to implement a S-R-type latch at behavioral level. The module will take as arguments the following:

- i. 1-bit S and R inputs
- ii. 1-bit latch enable input En
- iii. 1-bit Q and Qc output

```
module srlatch (S, R, En, Q, Qc);
    input S, R;
    input En;
    output Q, Qc;
```

Write a Verilog module to implement a 4-bit latch, by instantiating four **srlatch** declared above. The module will take as arguments the following:

- i. 4-bit S and R inputs for all four S-R-latches
- ii. 1-bit latch enable input En
- iii. 4-bit Q and Qc outputs from all four S-R-latches

```
module srlatch4 (S, R, En, Q, Qc);
    input [3:0] S, R;
    input En;
    output [3:0] Q, Qc;
```

Please note that all four S-R-latches will activate on the common enable **En** input line.

DO NOT CHANGE THE MODULE(S) NAME AND ORDER OF THE VARIABLE(S) PASSED AS MODULE PARAMETER(S). KEEP THEM INTACT AS MENTIONED IN THE QUESTION.

Sample Test Cases

InputOutput

Test

Case0 Pass: for Q(t) = 0000, Qc(t) = 1111 and S = 0000, R = 0000, En =1, Q(t+1) = 0000, Qc(t+1) = 1

Test

Case1 Pass: for Q(t) = 0101, Qc(t) = 1010 and S = 1100, R = 0000, En =0, Q(t+1) = 0101, Qc(t+1) = 2

Test

Case2 Pass: for Q(t) = 1111, Qc(t) = 0000 and S = 1100, R = 0011, En =1, Q(t+1) = 1100, Qc(t+1) = 3

Test

Case3 Pass: for Q(t) = 1100, Qc(t) = 0011 and S = 1010, R = 0101, En =1, Q(t+1) = 1010, Qc(t+1) = 4

Due Date Exceeded.

As per our records you have not submitted this assignment.

Sample solutions (Provided by instructor)

Select the Language . **Verilog ▼**

```
1 // Write the srlatch and srlatch4 modules here
2 //*****
3 //Sample Solution
4 //*****
5 //Single bit S-R latch module
6 module srlatch(S,R,En,Q,Qc);
```

Download Videos

Assignment solution

Text Transcripts

```

7   input S, R;
8   input En;
9   output Q, Qc;
10  assign Q = ~(Qc | (R & En));
11  assign Qc = ~(Q | (S & En));
12
13  endmodule
14
15  //4-bit S-R latch module
16  module srlatch4(S,R,En,Q,Qc);
17      input [3:0] S, R;
18      input En;
19      output [3:0] Q, Qc;
20
21      srlatch l0 (S[0],R[0],En,Q[0], Qc[0]);
22      srlatch l1 (S[1],R[1],En,Q[1], Qc[1]);
23      srlatch l2 (S[2],R[2],En,Q[2], Qc[2]);
24      srlatch l3 (S[3],R[3],En,Q[3], Qc[3]);
25  endmodule
26  /*******
27  //End of Sample Solution
28  /*******
29  module srlatch4_tb;
30      reg [3:0] S, R, Qp, Qcp;
31      reg En;
32      wire [3:0] Q, Qc;
33
34      srlatch4 srl4 ( S, R, En, Q, Qc);
35      srlatch srl (S[0],R[0],En,Q[0], Qc[0]);
36
37      parameter STDIN = 32'h8000_0000;
38      integer testid;
39      integer ret;
40
41      initial begin
42
43          ret = $fscanf(STDIN,"%d",testid);
44          case(testid)
45              0: begin
46                  S = 4'b0000; R = 4'b1111; En = 1;
47                  #5; {Qp, Qcp} = {Q, Qc}; S = 4'b0000; R = 4'b0000; En = 1;
48              end
49              1: begin
50                  S = 4'b0101; R = 4'b1010; En = 1;
51                  #5; {Qp, Qcp} = {Q, Qc}; S = 4'b1100; R = 4'b0000; En = 0;
52              end
53              2: begin
54                  S = 4'b1111; R = 4'b0000; En = 1;
55                  #5; {Qp, Qcp} = {Q, Qc}; S = 4'b1100; R = 4'b0011; En = 1;
56              end
57              3: begin
58                  S = 4'b1100; R = 4'b0011; En = 1;
59                  #5; {Qp, Qcp} = {Q, Qc}; S = 4'b1010; R = 4'b0101; En = 1;
60              end
61              default: begin
62                  $display("Bad testcase id %d",testid);
63                  $finish();
64              end
65          endcase
66          #5;
67          if ( (testid==0 && Q == 4'b0000 && Qc == 4'b1111) || (testid==1 && Q == 4'b0101 &&
68              || (testid==2 && Q == 4'b1100 && Qc == 4'b0011) || (testid==3 && Q
69              begin
70                  if ( ((testid==0 || testid==2 || testid==3) && Q[0] == 1'b0 && Qc[0] == 1'
71                      pass();
72                  else
73                      fail_single();
74                  end
75              else
76                  fail();
77          end
78
79      task fail_single; begin
80          $display("Fail: for Q(t) = %b, Qc(t) = %b and S = %b, R = %b, En = %b,
81              $finish();
82          end
83      endtask
84
85      task fail; begin
86          $display("Fail: for Q(t) = %b, Qc(t) = %b and S = %b, R = %b, En = %b,
87              $finish();
88          end
89      endtask
90
91      task pass; begin
92          $display("Pass: for Q(t) = %b, Qc(t) = %b and S = %b, R = %b, En
93              $finish();
94          end
95      endtask
96
97  endmodule
98
99
100
101

```

© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -



A project of



NPTEL

National Programme on
Technology Enhanced Learning

In association with

NASSCOM®

Funded by

Government of India
Ministry of Human Resource Development

Powered by

Google™