VHDL redactable scheme implementation

Romain Michard

November 9, 2017

This document aims at explaining the architecture and utilization of the VHDL component implementing a Merkle tree with the KECCAK hash function as it seems to be a good way to have a redactable scheme. KECCAK has been chosen because the NIST made it the SHA-3 standard so a good post-quantum hash function. Its hardware VHDL description code is given by the creators website[BDPA].

1 Node

The main component in a tree is the node so we start by explaining how it works.

This entity has to get two 256-bit hash words (the results of two other nodes), concatenate them as a 512-bit input message, hash this message and obtain a new 256-bit word that is output.




Figure 1: A node

The VHDL code is given in appendix A.

- Line 6: clock;
- Line 7: an asynchronous reset (active low);
- Line 8: when left child is done;
- Line 9: when right child is done;
- Line 10: when present node has finished;
- Line 11: left child hash value;
- Line 12: right child hash value;
- Line 13: present node hash result;
- Lines 19–25: ports communicating with the Keccak module;
- Line 27: a signal to know if the Keccak module is attributed to the present node;

- Lines 33-36: signals to control Keccak;
- Lines 38-40: the state of the fsm (copied from the original Keccak test bench);
- Line 42: a counter used in the fsm;
- Line 44: registers to memorize the state of the children;
- Lines 47–60: process to control these registers;
- Line 62: start only if both children are OK and the KECCAK module is attributed to this node;
- Lines 73–177: the process to control Keccak adapted from the original test bench to conform with the inputs and the output.

2 Tree

From this node a tree can be built. A binary tree is represented in Figure 2. It's a logical representation which is tricky to make in VHDL. For simplification this tree is constructed as a two-dimensional matrix (see Figure 3). Say l is the number of leaves for the tree. So the matrix has $\log_2(l)$ rows and $\frac{l}{2}$ columns. Each node is represented by his coordinates x and y. For each row y $(1 \le y \le \log_2(l))$ we have $0 \le x < 2^{y-1}$. A node can also be represented by an index $n = 2^{y-1} + x$ and its children are 2n and 2n + 1. One can verify than $2^{y-1} < n < 2^y - 1$.

A simple package (Appendix B) has been required to have a type for the leaves and another one for the witness. The explanation of the tree code (Appendix C) is:

- Line 10: a generic integer to specify the leaves number (must be a power of 2);
- Line 11: log_2 of this number;
- Lines 14-15: classical control inputs;
- Line 16: a signal to tell the leaves are OK and the Merkle algorithm can start;
- Lines 17–18: the hash result;
- Line 19: the leaves as a predefined type;
- Line 20: the signal to tell the result is valid;
- Line 21: the witness defined as a wit_type signal (see the package in Appendix B where 256*3-1 at line 8 has to be replaced by 256*logl-1 when changing the number of leaves;

- Lines 65-67: hash results of the nodes in the tree;
- Lines 69–75: signals from each node to handle the Keccak module when possible;
- Lines 77-80: signals to connect the Keccak module;
- Lines 82-83: a counter to know which node can use the Keccak module;
- Lines 85–86: register indicating the completion of the result parts;
- Lines 89–92: making the leaves appear as nodes;
- Lines 162–168: connecting the Keccak module depending on the actual considered node;
- Lines 170–183: computing the tree outputs;
- Lines 185–199: decrementing the current node counter when the actual step is finished;
- Lines 201-208: allocating the KECCAK module to a node depending on n_cntr;
- Lines 210-238: computing the witness output from s_hash values.

Line number




Figure 2: Tree representation

3 Witness

The *Witness* has to be output for any leaf to be able to compute a root then compare to the one that is signed.

For an example we can look at Figure 2. Say there are 8 leaves (from 0 to 7) and one want to check whether the considered file is indeed the leaf number 4 or not. The user has to hash this file then concatenate it with the number 5 hash result (part of the witness given to the user), hash that then

Line number




Figure 3: Tree implementation as a matrix

concatenate to the node 7 hash result (so another part of the witness), hash that, concatenate with the node 2 hash result (the last part of the witness), concatenate then finally compare to the signed root. In the component all the hash results are computed and stored in $s_hash(idx)$ where idx is the node number (from 1 to leaves_number-1). So the witness of number 4 is $witness(5)=(s_hash(12)|s_hash(7)|s_hash(2))$.

References

[BDPA] Guido Bertoni, Joan Daemen, Michaël Peeters, and Gilles Van Assche.
The Keccak sponge function family. http://keccak.noekeon.org/.

A merkle_node.vhd

```
library ieee;
   use ieee.std logic 1164.all;
   entity merkle node is
5
      port (
        clk
                     : in
                           std logic;
                           std logic;
        rst n
                     : in
        start_l
                     : in
                           std_logic;
        start r
                     : in
                           std logic;
10
       node done
                     : out std logic := '0';
                           std_logic_vector(255 downto 0);
       n l
                     : in
                           std_logic_vector(255 downto 0);
       n r
                     : in
       node out
                    : out std logic vector (255 downto 0)
                           := (others \Rightarrow '0');
15
            keccak interface
       k init
                     : out std_logic;
20
                     : out std_logic;
       k absorb
                     : out std logic;
       k go
                    : out std logic;
        k squeeze
       k\_\mathit{ready}
                     : in
                           std_logic;
       k din
                     : out std logic vector (63 downto 0);
25
       k dout
                           std logic vector (63 downto 0);
                     : in
       k att
                    : in
                           std logic
   end merkle_node;
30
   architecture rtl of merkle node is
      signal node_init, node_go, node_absorb, node_ready,
             node_squeeze,node_start,s_node_done : std logic;
35
      signal node_din, node_dout :
             std logic vector (63 downto 0);
     type st_type is (initial, read_first_input, st0, st1,
                        st1a,END HASH1,END HASH2, stop k);
      signal st : st_type;
40
      signal counter: integer range 0 to 15;
```

```
signal r_start_l, r_start_r : std_logic;
45
    begin
      start registers : process(clk, rst n)
      begin
        if rst n = '0' then
50
          r start l <= '0';
          r_start_r <= '0';
        elsif clk event and clk = '1' then
          if start l = '1' then
            r_start_l <= '1';
          end if;
55
          if start_r = '1' then
            r start <math>r \leq 1';
          end if;
        end if;
60
     end process;
      node start <= r start l and r start r and k att;
      node done <= s node done;
65
      k_init <= node_init;</pre>
     k\_go \le node\_go;
      k absorb <= node absorb;
      k squeeze <= node squeeze;
      k din <= node din;
70
      node ready <= k ready;
      node dout <= k dout;
     p_main : process(clk,rst_n)
      begin
75
        if rst n = 0, then
          node din \ll (others = > '0');
          node init <= '0';
          node\_absorb <= '0';
          node squeeze <= '0';
80
          node go \ll '0';
          counter <= 0;
          st <= initial;
          s \text{ node done} \ll 0;
          node out \ll (others \gg '0');
85
        elsif clk' event and clk = '1' then
          case st is
            when initial \Rightarrow
               if (node start = '1') then
```

```
90
                     st <= read_first_input;
                     node init <= '1';
                     counter \leq 0;
                   end if;
 95
                when read first input =>
                   node init \leq = '0';
                   if (counter=0) then
                     node_din \le n_l(255 downto 192);
                     node absorb < = '1';
100
                     st \le st 0;
                     counter <= 1;
                   end if;
                when st0 \Rightarrow
105
                   if (counter < 9) then
                     case counter is
                        when 1 \Rightarrow
                          node din \le n \ l(191 \ downto \ 128);
                        when 2 \Rightarrow
110
                          node din \le n \ l(127 \ downto \ 64);
                        when 3 \Rightarrow
                          node din \le n \ l(63 \ downto \ 0);
                        when 4 \Rightarrow
                          node din \leq n r(255 downto 192);
115
                        when 5 \Rightarrow
                          node din \le n r(191 downto 128);
                        when 6 \Rightarrow
                          node din \le n_r(127 \text{ downto } 64);
                        when others =>
120
                          node din \le n r(63 downto 0);
                     end case;
                     node absorb <= '1';
                     counter <= counter + 1;
                     st \le st 0;
125
                   else
                     st \ll st1;
                     node absorb <= '0';</pre>
                     node\_go <= '1';
                   end if;
130
                when st1 \Rightarrow
                  node go \leq '0';
                  \operatorname{st} \ <= \ \operatorname{stla};
135
                when st1a \Rightarrow
```

```
if (node_ready = '0') then
                    \operatorname{st} <= \operatorname{st1};
                 else
                    st <= END HASH1;
140
                 end if;
               when END HASH1 \Longrightarrow
                 if (node ready = '1') then
                   node_squeeze <= ',1';
145
                    st \le END HASH2;
                    counter \leq 0;
                 end if;
               when END HASH2 =>
150
                 node squeeze <= '1';
                 case counter is
                    when 0 \Rightarrow
                      node out (255 downto 192) <= node dout;
                    when 1 =>
155
                      node out (191 downto 128) <= node dout;
                    when 2 \Rightarrow
                      node out (127 downto 64) <= node dout;
                    when others =>
                      node\_out(63 downto 0) \le node\_dout;
160
                 end case;
                 if (counter < 3) then
                    counter <= counter + 1;
                 else
165
                    node_squeeze <= '0';</pre>
                    counter <= 0;
                    st \le stop_k;
                   s node done <= '1';
                 end if;
170
               when stop k \Rightarrow
                 s node done \leq '0';
                 st <= initial;
175
              end case;
          end if;
       end process;
     end rtl;
```

B merkle_pkg.vhd

```
1 library ieee;
  use ieee.std_logic_1164.all;

  package merkle_pkg is
5 type leaves_t is array(natural range <>) of
    std_logic_vector(255 downto 0);
    type wit_type is array(natural range <>) of
    std_logic_vector(256*3-1 downto 0);
  end;
```

C merkle_tree.vhd

```
1 library ieee;
   use ieee.std logic 1164.all;
   use ieee.numeric std.all;
  library work;
   use work.merkle pkg.all;
   entity merkle tree is
     generic (
10
       leaves nbr: integer range 0 to 16:= 8;
                    : integer range 0 to 4 := 3
     );
     port (
                          std_logic;
       clk
                    : in
15
       rst n
                          std_logic;
                    : in
                          std logic;
       tree go
                    : in
                    : out std_logic_vector(255 downto 0)
       hash out
       := (others => '0');
       leaves
                    : in leaves t(0 \text{ to leaves } nbr-1);
20
       hash done
                  : out std logic := '0';
                    : out wit type (leaves nbr-1 downto 0)
       witness
   end merkle tree;
  architecture rtl of merkle_tree is
     component merkle node is
       port (
         clk
                      : in
                             std logic;
                             std_logic;
         rst n
                      : in
```

```
30
          start_l
                              std_logic;
                       : in
                              std logic;
          start r
                       : in
          node done
                       : out std logic;
                              std logic vector (255 downto 0);
          n l
                       : in
          n r
                       : in
                             std_logic_vector(255 downto 0);
35
                       : out std logic vector (255 downto 0);
          node out
          -- keccak interface
40
          k init
                       : out std logic;
          k absorb
                       : out std logic;
          k_go
                       : out std_logic;
          k squeeze
                       : out std logic;
                              std logic;
          k ready
                       : in
                       : out std_logic_vector(63 downto 0);
45
          k din
                             std logic vector (63 downto 0);
          k dout
                       : in
                             std logic
          k att
                       : in
50
     end component merkle node;
     component keccak16 is
      port (
        clk
                     : in
                           std logic;
55
        rst n
                     : in
                           std logic;
                     : in
                           std logic;
        init
                     : in
                           std_logic;
        go
        absorb
                     : in
                           std logic;
                           std logic;
        squeeze
                     : in
60
                           std logic vector (63 downto 0);
        din
                     : in
        ready
                     : out std_logic;
                     : out std logic vector(63 downto 0));
        dout
      end component;
65
      type hash array is array (1 \text{ to } 2*\text{leaves } nbr-1) of
      std logic vector (255 downto 0);
      signal s hash : hash array;
      signal s done, s init, s go, s absorb, s squeeze,
70
      s ready, s k att:
      std_logic_vector(leaves_nbr-1 downto 1)
      := (others \Rightarrow '0');
      type data array is array (leaves nbr-1 downto 1) of
      std logic vector (63 downto 0);
75
      signal s din, s dout : data array;
```

```
signal s k init, s k go, s k absorb, s k squeeze,
       s k ready: std logic;
       signal s k din, s k dout:
 80
       std logic vector (63 downto 0);
       signal n cntr: integer range 1 to leaves nbr-1
       := leaves nbr -1;
       signal r hash done : std logic vector(3 downto 0)
 85
       := (others \Rightarrow '0');
     begin
       p leaves as hash:
       for i in leaves nbr to 2*leaves nbr-1 generate
 90
          s hash(i) <= leaves(i-leaves nbr);
       end generate;
       stages loop: for y in 1 to logl-1 generate
 95
          column: for x in 0 to 2**(y-1)-1 generate
            loop_node : merkle_node
               port map(
                 clk \implies clk,
                 rst n \implies rst n,
100
                 start_l = s_done(2**y+2*x),
                 start r \Rightarrow s done(2**y+2*x+1),
                 node done \Rightarrow s done (2**(y-1)+x),
                 n_l = s_h ash(2**y+2*x),
                 n r \implies s hash(2**y+2*x+1),
105
                 node out \Rightarrow s hash(2**(y-1)+x),
                 — to or from keccak
110
                 k_i = s_i init (2**(y-1)+x),
                 k \quad absorb \implies s \quad absorb (2**(y-1)+x),
                 k \text{ go} \implies s \text{ go}(2**(y-1)+x),
                 k \text{ squeeze} \implies s \text{ squeeze} (2**(y-1)+x),
                 k_{ready} \Rightarrow s_{ready}(2**(y-1)+x),
                 k \ din => s \ din(2**(y-1)+x),
115
                 k \quad dout \Rightarrow s \quad dout (2**(y-1)+x),
                 k \text{ att} \Rightarrow s k \text{ att} (2**(v-1)+x)
               );
120
          end generate;
       end generate;
```

```
last stage: for x in 0 to leaves nbr/2-1 generate
          last line : merkle node
125
             port map(
                clk \implies clk,
                rst n \Rightarrow rst n,
                start l \Rightarrow tree\_go,
                start r \Rightarrow tree\_go,
130
                node\_done \implies s\_done(leaves\_nbr/2+x),
                n l \Rightarrow leaves(2*x),
                n r \Rightarrow leaves(2*x+1),
                node out \Rightarrow s hash(leaves nbr/2+x),
                - to or from keccak
135
                k_i = s_i init (leaves_n br/2+x),
                k \ absorb \implies s \ absorb (leaves \ nbr/2+x),
                k_go \implies s_go(leaves_nbr/2+x),
140
                k \text{ squeeze} \Rightarrow s \text{ squeeze} (leaves <math>nbr/2+x),
                k_ready => s_ready(leaves_nbr/2+x),
                k \dim \Rightarrow s \dim(leaves nbr/2+x),
                k \quad dout \implies s \quad dout (leaves \quad nbr/2+x),
                k \text{ att} \implies s \text{ } k \text{ att} (leaves } nbr/2+x)
145
             );
        end generate;
        k\_comp : keccak16
150
           port map(
                             => clk,
             clk
             rst n
                             \Rightarrow rst n,
             init
                             \Rightarrow s k init,
                             => s k absorb,
             absorb
155
             squeeze
                             => s k squeeze,
             go
                             \Rightarrow s k go,
                             \Rightarrow s k din,
             din
             ready
                             \Rightarrow s k ready,
             dout
                             \Rightarrow s k dout
160
           );
        s_k_{init} \le s_{init}(n_{cntr});
        s_k_absorb <= s_absorb(n_cntr);
        s_k_squeeze <= s_squeeze(n_cntr);
165
        s k go \le s go(n cntr);
        s ready(n cntr) \le s k ready;
        s k din \le s din(n cntr);
```

```
s dout(n cntr) <= s k dout;
170
       p out: process(clk, rst n)
       begin
         if rst n = '0' then
           hash out <= (others => '0');
           r hash done \ll (others \implies '0');
           hash done \le '0';
175
         elsif clk'event and clk = '1' then
           hash out \le s hash(1);
           r hash done(0) \le s done(1);
           r hash done(3 downto 1) <= r hash done(2 downto 0);
180
           hash\_done \le r\_hash\_done(3) or r\_hash\_done(2) or
           r hash done(1) or r hash done(0);
         end if;
       end process;
185
       tree main: process(clk, rst n, n cntr)
       begin
         if rst n = 0, then
           n cntr \le leaves nbr-1;
         elsif clk'event and clk = '1' then
           if tree\_go = '1' then
190
             n cntr \le leaves nbr-1;
           else
             if s done(n cntr)='1' then
               if \quad n \quad cntr {>} 1 \quad then \\
195
                 n_cntr <= n_cntr - 1;
               end if;
             end if;
           end if;
         end if;
200
         k attr: for k in 1 to leaves nbr-1 loop
           if k=n cntr then
             s k att(k) <= '1';
             s_k_att(k) <= 0;
205
           end if;
         end loop;
       end process;
210
       wit process: process(rst n, r hash done, s hash)
         variable w addr : std logic vector(logl downto 0)
         := (others \Rightarrow '0');
         variable ind : std logic vector(logl downto 0)
```

```
:= (others => '0');
215
        begin
           if rst_n = 0, then
             witness <= (others \Rightarrow (others \Rightarrow '0'));
             \label{eq:w_addr} w\_addr := (others => ``o`');
             ind := (others \Rightarrow '0');
220
           elsif r hash done(0) = '1' then
             w \text{ add} \overline{r} := \overline{\text{(others)}} > \text{(0)};
             for w in 0 to leaves nbr-1 loop
                ind := std logic vector (to unsigned (w+leaves nbr,
                ind 'length));
225
                for y in 2 to logl+1 loop
                   for i in logl downto y loop
                     w_addr(i) := '0';
                   end loop;
                   for i in y-1 downto 1 loop
230
                     w_addr(i) := ind(i+logl+1-y);
                   end loop;
                   w \operatorname{addr}(0) := \operatorname{not}(\operatorname{ind}(\operatorname{logl}+1-y));
                   witness (w) (256*(y-1)-1 \text{ downto } 256*(y-2)) \le
                   s hash(to integer(unsigned(w addr)));
235
                end loop;
             end loop;
          end if;
        end process;
240 end rtl;
```