```
— MODULE Wrong Write Through Cache -
EXTENDS Naturals, Sequences, MemoryInterface
Variables wmem, ctl, buf, cache, memQ
CONSTANT QLen
ASSUME (QLen \in Nat) \land (QLen > 0)
M \stackrel{\triangle}{=} \text{INSTANCE } Internal Memory \text{ WITH } mem \leftarrow wmem
Init \stackrel{\triangle}{=} \wedge M! IInit
            \land \ cache = [p \in \mathit{Proc} \mapsto [a \in \mathit{Adr} \mapsto \mathit{NoVal}]]
            \land memQ = \langle \rangle
TypeInvariant \triangleq
   \land wmem \in [Adr \rightarrow Val]
                 \in [Proc \rightarrow \{ \text{"rdy"}, \text{"busy"}, \text{"waiting"}, \text{"done"} \}]
                 \in [Proc \rightarrow MReq \cup Val \cup \{NoVal\}]
   \land cache \in [Proc \rightarrow [Adr \rightarrow Val \cup \{NoVal\}]]
   \land memQ \in Seq(Proc \times MReq)
Coherence \stackrel{\Delta}{=} \forall p, q \in Proc, a \in Adr:
                      (NoVal \notin \{cache[p][a], cache[q][a]\})
                               \Rightarrow (cache[p][a] = cache[q][a])
Req(p) \stackrel{\triangle}{=} M! Req(p) \wedge UNCHANGED \langle cache, memQ \rangle
Rsp(p) \stackrel{\Delta}{=} M! Rsp(p) \wedge UNCHANGED \langle cache, memQ \rangle
RdMiss(p) \stackrel{\Delta}{=} \land (ctl[p] = \text{"busy"}) \land (buf[p].op = \text{"Rd"})
                       \wedge cache[p][buf[p].adr] = NoVal
                       \wedge Len(memQ) < QLen
                       \wedge \ memQ' = Append(memQ, \langle p, \ buf[p] \rangle)
                      \wedge ctl' = [ctl \ \text{EXCEPT } ![p] = \text{"waiting"}]
                      ∧ UNCHANGED ⟨memInt, wmem, buf, cache⟩
DoRd(p) \triangleq
   \land ctl[p] \in \{\text{"busy"}, \text{"waiting"}\}
   \wedge buf[p].op = "Rd"
   \land cache[p][buf[p].adr] \neq NoVal
   \wedge buf' = [buf \ \text{EXCEPT} \ ![p] = cache[p][buf[p].adr]]
   \wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"done"}]
   \land UNCHANGED \langle memInt, wmem, cache, memQ \rangle
DoWr(p) \triangleq
  LET r \stackrel{\triangle}{=} buf[p]
        \land (ctl[p] = \text{"busy"}) \land (r.op = \text{"Wr"})
         \wedge Len(memQ) < QLen
         \land cache' = [q \in Proc \mapsto
                           IF (p = q) \lor (cache[q][r.adr] \neq NoVal)
```

```
THEN [cache[q]] EXCEPT ![r.adr] = r.val]
                             ELSE cache[q]
         \wedge \ mem Q' = Append(mem Q, \ \langle p, \ r \rangle)
         \wedge buf' = [buf \text{ except } ![p] = NoVal]
         \wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"done"}]
         \land UNCHANGED \langle memInt, wmem \rangle
vmem \stackrel{\triangle}{=}
  LET f[i \in 0 ... Len(memQ)] \triangleq
           If i = 0 then wmem
                      ELSE IF memQ[i][2].op = "Rd"
                                  THEN f[i-1]
                                  ELSE [f[i-1]] EXCEPT ![memQ[i][2].adr] =
                                                                      memQ[i][2].val
      f[Len(memQ)]
MemQWr \stackrel{\triangle}{=} LET r \stackrel{\triangle}{=} Head(memQ)[2]
                       \land (memQ \neq \langle \rangle) \land (r.op = \text{``Wr''})
                         \land wmem' = [wmem \ EXCEPT \ ![r.adr] = r.val]
                         \wedge memQ' = Tail(memQ)
                         \land UNCHANGED \langle memInt, buf, ctl, cache \rangle
MemQRd \triangleq
  LET p \triangleq Head(memQ)[1]
         r \triangleq Head(memQ)[2]
          \land (memQ \neq \langle \rangle) \land (r.op = \text{``Rd''})
  IN
          \wedge memQ' = Tail(memQ)
          \land cache' = [cache \ EXCEPT \ ![p][r.adr] = wmem[r.adr]] Wrong: 'vmen' has been deliberately replaced by 'wmen'
          \land UNCHANGED \langle memInt, wmem, buf, ctl \rangle
Evict(p, a) \stackrel{\triangle}{=} \land (ctl[p] = "waiting") \Rightarrow (buf[p].adr \neq a)
                    \land cache' = [cache \ EXCEPT \ ![p][a] = NoVal]
                    \land UNCHANGED \langle memInt, wmem, buf, ctl, memQ \rangle
Next \triangleq \forall \exists p \in Proc : \forall Req(p) \lor Rsp(p)
                                \vee RdMiss(p) \vee DoRd(p) \vee DoWr(p)
                                \vee \exists a \in Adr : Evict(p, a)
            \vee MemQWr \vee MemQRd
Spec \triangleq
  Init \wedge \Box[Next]_{\langle memInt, wmem, buf, ctl, cache, memQ \rangle}
THEOREM Spec \Rightarrow \Box (TypeInvariant \land Coherence)
LM \triangleq \text{Instance } Memory
THEOREM Spec \Rightarrow LM ! Spec
```