

<p>MODULE <i>InternalMemory</i></p> <p>EXTENDS <i>MemoryInterface</i></p> <p>VARIABLES <i>mem</i>, <i>ctl</i>, <i>buf</i></p> <p><i>vars</i> \triangleq $\langle memInt, mem, ctl, buf \rangle$</p> <hr/> <p><i>IInit</i> \triangleq $\wedge mem \in [Adr \rightarrow Val]$ $\wedge ctl = [p \in Proc \mapsto \text{"rdy"}]$ $\wedge buf = [p \in Proc \mapsto NoVal]$ $\wedge memInt \in InitMemInt$</p> <p><i>TypeInvariant</i> \triangleq $\wedge mem \in [Adr \rightarrow Val]$ $\wedge ctl \in [Proc \rightarrow \{\text{"rdy"}, \text{"busy"}, \text{"done"}\}]$ $\wedge buf \in [Proc \rightarrow MReq \cup Val \cup \{NoVal\}]$</p> <p><i>Req(p)</i> \triangleq $\wedge ctl[p] = \text{"rdy"}$ $\wedge \exists req \in MReq :$ $\quad \wedge Send(p, req, memInt, memInt')$ $\quad \wedge buf' = [buf \text{ EXCEPT } ![p] = req]$ $\quad \wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"busy"}]$ $\quad \wedge \text{UNCHANGED } mem$</p> <p><i>Do(p)</i> \triangleq $\wedge ctl[p] = \text{"busy"}$ $\wedge mem' = \text{IF } buf[p].op = \text{"Wr"}$ $\quad \text{THEN } [mem \text{ EXCEPT } ![buf[p].adr] = buf[p].val]$ $\quad \text{ELSE } mem$ $\wedge buf' = [buf \text{ EXCEPT } ![p] = \text{IF } buf[p].op = \text{"Wr"}$ $\quad \text{THEN } NoVal$ $\quad \text{ELSE } mem[buf[p].adr]]$ $\wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"done"}]$ $\wedge \text{UNCHANGED } memInt$</p> <p><i>Rsp(p)</i> \triangleq $\wedge ctl[p] = \text{"done"}$ $\wedge Reply(p, buf[p], memInt, memInt')$ $\wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"rdy"}]$ $\wedge \text{UNCHANGED } \langle mem, buf \rangle$</p> <p><i>INext</i> $\triangleq \exists p \in Proc : Req(p) \vee Do(p) \vee Rsp(p)$</p> <p><i>Liveness</i>: Every request must receive a response. <i>Liveness</i> $\triangleq \forall p \in Proc : WF_{vars}(Do(p)) \wedge WF_{vars}(Rsp(p))$</p> <p><i>ISpec</i> $\triangleq IInit \wedge \Box[INext]_{vars}$</p> <hr/> <p>THEOREM <i>ISpec</i> $\Rightarrow \Box TypeInvariant$</p>
