

1 MODULE *NewLinearSnapshot*

---

This module is part of the *AfekSimplified* example in Section 6 of the paper “Auxiliary Variables in TLA+”. It is equivalent to the specification in module *LinearSnapshot* of a linearizable snapshot algorithm, in the sense that it permits the same behaviors of the externally visible variable *interface*. You should understand that specification before reading this module.

This specification differs from the one in *LinearSnapshot* by deferring the choice of a reader’s output as long as possible—namely, the choice is made only in the *EndRd* action. The reader maintains a list of all the values that the memory *mem* had while the read operation is being performed, and has the *EndRd* action choose an arbitrary element of that list to return as the output.

The equivalence of the two linearizable snapshot algorithms means that if *Spec\_NL* is formula *Spec* of this module and *Spec\_L* is formula *Spec* of module *LinearSnapshot*, then  $\exists mem, rstate, wstate : Spec\_NL$  is equivalent to  $\exists mem, istate : Spec\_L$ . We only show that the first implies the second, since that is all we need for our example of the simplified Afek et al. snapshot algorithm.

24 EXTENDS *Integers, Sequences*

The declared and defined constants are the same as in module *LinearSnapshot*.

30 CONSTANTS *Readers, Writers, RegVals, InitRegVal*

32 ASSUME  $\wedge Readers \cap Writers = \{\}$

33  $\wedge InitRegVal \in RegVals$

35 *InitMem*  $\triangleq [i \in Writers \mapsto InitRegVal]$

36 *MemVals*  $\triangleq [Writers \rightarrow RegVals]$

37 *NotMemVal*  $\triangleq \text{CHOOSE } v : v \notin MemVals$

38 *NotRegVal*  $\triangleq \text{CHOOSE } v : v \notin RegVals$

The variables *mem* and *interface* are the same as in *LinearSnapshot*. The variable *wstate* is a function with domain *Writers*, where *wstate*[*i*] assumes the same value as *istate*[*i*] does for the *LinearSnapshot* spec, for all *i*  $\in$  *Writers*. The variable *rstate* is a function with domain *Readers* such that *rstate*[*i*] =  $\langle \rangle$  when reader *i* is not performing a read operation, and while performing a read it equals the sequence of values that *mem* has assumed since the *BeginRd*(*i*) step.

We will not bother explaining the assertions that the spec makes about *mem*, *interface*, and *wstate*, since they are exactly the same as in *LinearSnapshot* for *mem* and *interface*, and every condition on *wstate*[*i*] is the same as the corresponding condition on *istate*[*i*] in *LinearSnapshot*, for *i*  $\in$  *Writers*.

55 VARIABLES *mem, interface, rstate, wstate*

56 vars  $\triangleq \langle mem, interface, rstate, wstate \rangle$

58 *TypeOK*  $\triangleq \wedge mem \in MemVals$

59  $\wedge \wedge \text{DOMAIN } interface = Readers \cup Writers$

60  $\wedge \forall i \in Readers : interface[i] \in MemVals \cup \{NotMemVal\}$

61  $\wedge \forall i \in Writers : interface[i] \in RegVals \cup \{NotRegVal\}$

62  $\wedge \wedge rstate \in [Readers \rightarrow Seq(MemVals)]$

63  $\wedge \forall i \in Readers :$

64  $(rstate[i] = \langle \rangle) \equiv (interface[i] \in MemVals)$

65  $\wedge wstate \in [Writers \rightarrow RegVals \cup \{NotRegVal\}]$

Since no reader is initially executing a read command,  $rstate[i]$  initially equals the empty sequence for each reader  $i$ .

```

71  $Init \triangleq \wedge mem = InitMem$ 
72    $\wedge interface = [i \in Readers \cup Writers \mapsto$ 
73     IF  $i \in Readers$  THEN  $InitMem$  ELSE  $NotRegVal]$ 
74    $\wedge rstate = [i \in Readers \mapsto \langle \rangle]$ 
75    $\wedge wstate = [i \in Writers \mapsto NotRegVal]$ 

```

Since they leave  $rstate$  unchanged,  $BeginWr$  and  $EndWr$  are the same as in *LinearSnapshot*.

```

81  $BeginWr(i, cmd) \triangleq \wedge interface[i] = NotRegVal$ 
82    $\wedge interface' = [interface \text{ EXCEPT } ![i] = cmd]$ 
83    $\wedge wstate' = [wstate \text{ EXCEPT } ![i] = cmd]$ 
84    $\wedge \text{UNCHANGED } \langle mem, rstate \rangle$ 

```

The  $BeginRd(i)$  action sets  $rstate[i]$  to  $\langle mem \rangle$ , since the current value of  $mem$  is the only output value  $EndRd(i)$  can return if executed immediately afterwards.

```

91  $BeginRd(i) \triangleq \wedge interface[i] \in MemVals$ 
92    $\wedge interface' = [interface \text{ EXCEPT } ![i] = NotMemVal]$ 
93    $\wedge rstate' = [rstate \text{ EXCEPT } ![i] = \langle mem \rangle]$ 
94    $\wedge \text{UNCHANGED } \langle mem, wstate \rangle$ 

```

The  $DoWr(i)$  action appends the new value of  $mem$  to  $rstate[j]$  for each reader  $j$  currently performing a read operation, since each of those readers can return that value as their output.

```

101  $DoWr(i) \triangleq \wedge interface[i] \in RegVals$ 
102    $\wedge wstate[i] = interface[i]$ 
103    $\wedge mem' = [mem \text{ EXCEPT } ![i] = interface[i]]$ 
104    $\wedge wstate' = [wstate \text{ EXCEPT } ![i] = NotRegVal]$ 
105    $\wedge rstate' = [j \in Readers \mapsto$ 
106     IF  $rstate[j] = \langle \rangle$ 
107       THEN  $\langle \rangle$ 
108       ELSE  $Append(rstate[j], mem')]$ 
109    $\wedge interface' = interface$ 

```

$EndRd(i)$  can set as its output any element of  $rstate[i]$ . It resets  $rstate[i]$  to the empty sequence.

```

115  $EndRd(i) \triangleq \wedge interface[i] = NotMemVal$ 
116    $\wedge \exists j \in 1 \dots Len(rstate[i]) :$ 
117      $interface' = [interface \text{ EXCEPT } ![i] = rstate[i][j]]$ 
118    $\wedge rstate' = [rstate \text{ EXCEPT } ![i] = \langle \rangle]$ 
119    $\wedge \text{UNCHANGED } \langle mem, wstate \rangle$ 

121  $EndWr(i) \triangleq \wedge interface[i] \in RegVals$ 
122    $\wedge wstate[i] = NotRegVal$ 
123    $\wedge interface' = [interface \text{ EXCEPT } ![i] = wstate[i]]$ 
124    $\wedge \text{UNCHANGED } \langle mem, rstate, wstate \rangle$ 

126  $Next \triangleq \vee \exists i \in Readers : BeginRd(i) \vee EndRd(i)$ 

```

127  $\forall \exists i \in Writers : \forall \exists cmd \in RegVals : BeginWr(i, cmd)$   
 128  $\quad \quad \quad \vee DoWr(i) \vee EndWr(i)$

130  $SafeSpec \triangleq Init \wedge \Box[Next]_{vars}$

The fairness condition implies that every read or write operation that has begun must eventually finish.

136  $Fairness \triangleq \wedge \forall i \in Readers : WF_{vars}(EndRd(i))$   
 137  $\quad \quad \quad \wedge \forall i \in Writers : WF_{vars}(DoWr(i)) \wedge WF_{vars}(EndWr(i))$

139  $Spec \triangleq Init \wedge \Box[Next]_{vars} \wedge Fairness$

140

---

\ \* Modification History  
 \ \* Last modified Sat Oct 22 01:41:33 PDT 2016 by lamport  
 \ \* Created Wed Oct 05 01:23:41 PDT 2016 by lamport