

---

MODULE *WrongWriteThroughCache*

---

EXTENDS *Naturals, Sequences, MemoryInterface*  
 VARIABLES *wmem, ctl, buf, cache, memQ*  
 CONSTANT *QLen*  
 ASSUME  $(QLen \in Nat) \wedge (QLen > 0)$   
 $M \triangleq$  INSTANCE *InternalMemory* WITH  $mem \leftarrow wmem$

---

$Init \triangleq$   $\wedge M!Init$   
 $\wedge cache = [p \in Proc \mapsto [a \in Addr \mapsto NoVal]]$   
 $\wedge memQ = \langle \rangle$

$TypeInvariant \triangleq$   
 $\wedge wmem \in [Addr \rightarrow Val]$   
 $\wedge ctl \in [Proc \rightarrow \{\text{"rdy"}, \text{"busy"}, \text{"waiting"}, \text{"done"}\}]$   
 $\wedge buf \in [Proc \rightarrow MReq \cup Val \cup \{NoVal\}]$   
 $\wedge cache \in [Proc \rightarrow [Addr \rightarrow Val \cup \{NoVal\}]]$   
 $\wedge memQ \in Seq(Proc \times MReq)$

$Coherence \triangleq \forall p, q \in Proc, a \in Addr :$   
 $(NoVal \notin \{cache[p][a], cache[q][a]\})$   
 $\Rightarrow (cache[p][a] = cache[q][a])$

---

$Req(p) \triangleq M!Req(p) \wedge UNCHANGED \langle cache, memQ \rangle$   
 $Rsp(p) \triangleq M!Rsp(p) \wedge UNCHANGED \langle cache, memQ \rangle$

$RdMiss(p) \triangleq$   $\wedge (ctl[p] = \text{"busy"}) \wedge (buf[p].op = \text{"Rd"})$   
 $\wedge cache[p][buf[p].adr] = NoVal$   
 $\wedge Len(memQ) < QLen$   
 $\wedge memQ' = Append(memQ, \langle p, buf[p] \rangle)$   
 $\wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"waiting"}]$   
 $\wedge UNCHANGED \langle memInt, wmem, buf, cache \rangle$

$DoRd(p) \triangleq$   
 $\wedge ctl[p] \in \{\text{"busy"}, \text{"waiting"}\}$   
 $\wedge buf[p].op = \text{"Rd"}$   
 $\wedge cache[p][buf[p].adr] \neq NoVal$   
 $\wedge buf' = [buf \text{ EXCEPT } ![p] = cache[p][buf[p].adr]]$   
 $\wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"done"}]$   
 $\wedge UNCHANGED \langle memInt, wmem, cache, memQ \rangle$

$DoWr(p) \triangleq$   
 LET  $r \triangleq buf[p]$   
 IN  $\wedge (ctl[p] = \text{"busy"}) \wedge (r.op = \text{"Wr"})$   
 $\wedge Len(memQ) < QLen$   
 $\wedge cache' = [q \in Proc \mapsto$   
 $\quad IF (p = q) \vee (cache[q][r.adr] \neq NoVal)$

$$\begin{aligned}
& \text{THEN } [cache[q] \text{ EXCEPT } ![r.adr] = r.val] \\
& \text{ELSE } cache[q]] \\
& \wedge memQ' = Append(memQ, \langle p, r \rangle) \\
& \wedge buf' = [buf \text{ EXCEPT } ![p] = NoVal] \\
& \wedge ctl' = [ctl \text{ EXCEPT } ![p] = \text{"done"}] \\
& \wedge \text{UNCHANGED } \langle memInt, wmem \rangle \\
vmem & \triangleq \\
\text{LET } f[i \in 0 \dots Len(memQ)] & \triangleq \\
\text{IF } i = 0 \text{ THEN } wmem & \\
\text{ELSE IF } memQ[i][2].op = \text{"Rd"} & \\
\text{THEN } f[i-1] & \\
\text{ELSE } [f[i-1] \text{ EXCEPT } ![memQ[i][2].adr] = & memQ[i][2].val] \\
\text{IN } f[Len(memQ)] & \\
MemQWr & \triangleq \text{LET } r \triangleq Head(memQ)[2] \\
& \text{IN } \wedge (memQ \neq \langle \rangle) \wedge (r.op = \text{"Wr"}) \\
& \wedge wmem' = [wmem \text{ EXCEPT } ![r.adr] = r.val] \\
& \wedge memQ' = Tail(memQ) \\
& \wedge \text{UNCHANGED } \langle memInt, buf, ctl, cache \rangle \\
MemQRd & \triangleq \\
\text{LET } p \triangleq Head(memQ)[1] & \\
r \triangleq Head(memQ)[2] & \\
\text{IN } \wedge (memQ \neq \langle \rangle) \wedge (r.op = \text{"Rd"}) & \\
& \wedge memQ' = Tail(memQ) \\
& \wedge cache' = [cache \text{ EXCEPT } ![p][r.adr] = wmem[r.adr]] \quad \text{Wrong: 'vmen' has been deliberately replaced by 'wmem'} \\
& \wedge \text{UNCHANGED } \langle memInt, wmem, buf, ctl \rangle \\
Evict(p, a) & \triangleq \wedge (ctl[p] = \text{"waiting"}) \Rightarrow (buf[p].adr \neq a) \\
& \wedge cache' = [cache \text{ EXCEPT } ![p][a] = NoVal] \\
& \wedge \text{UNCHANGED } \langle memInt, wmem, buf, ctl, memQ \rangle \\
Next & \triangleq \vee \exists p \in Proc : \vee Req(p) \vee Rsp(p) \\
& \vee RdMiss(p) \vee DoRd(p) \vee DoWr(p) \\
& \vee \exists a \in Addr : Evict(p, a) \\
& \vee MemQWr \vee MemQRd \\
Spec & \triangleq \\
Init \wedge \Box[Next]_{\langle memInt, wmem, buf, ctl, cache, memQ \rangle} & \\
\hline
\text{THEOREM } Spec \Rightarrow \Box(TypeInvariant \wedge Coherence) & \\
\hline
LM \triangleq \text{INSTANCE Memory} & \\
\text{THEOREM } Spec \Rightarrow LM!Spec & \\
\hline
\end{aligned}$$