

Full-pipeline UMAP runtime

CPU and CUDA share one panel; labels identify the backend. The pseudo-log axis retains a true zero baseline; medians and IQRs use three seeds.

