
# FPGA assignment 1

Siddharth Vikram(IMT2022534), Shreyas Biradar(IMT2022529), Aryaman Pathak(IMT2022513)

September 13, 2024


### 1 Question 1 - MAC-DSP

The image below represents the utilisation of the resources.




The figure gives the data that Slice Registers (64 of them) and one DSP block has been used for the MAC operation.


We can also see the timing report below.



# 2 Question 2




There are more LUTs used towards logic and less towards memory when we are using LUTs instead of DSPs.



## 3 Question 3

### 3.1 Part a

Basis 3 board have 90 more DSP blocks that are available. Currently, we are using 10 DSP blocks for the MAC operations, so we can use a total of 100 DSP blocks in parallel at a time.



### 3.2 Part b


So the delay for the trigger of the 1st output is 5 clock cycle So for 10 dsp's the delay will be 50 ns. So the Throughput for 1 sec will be:-

$$Throughput = 2*10^{-10}$$




## 4 Question 4

Wire Delay is the net delay of the critical path which is 4.408 for our design. We can use floorplanning principles and place related logic elements close together to shorten interconnect lengths.



### BLOCK RAM'S PLACEMENT:-

These three colored blocks are the Block RAMs, the red ones being for a, blue ones being for b and yellow containing instances of c.



This diagram contains the connections between Block RAMs and DSP blocks. Three types of connections can be seen in the figure, Green ones, Blue ones and Orange ones.

Green ones connect c's BRAM to the 10 DSPs.

Blue ones connect b's BRAM to the 10 DSPs.

Orange ones connect a's BRAM to the 10 DSPs.

