COOK-BOOK OF Two Stage Op-Amp



Report Presented by:

Bishal Paudel

M.TECH in RF and Microwave

Department of Electronics & Electrical Communication Engineering

IIT Kharagpur

1. Motivation:

This Cook-Book present the design conduct that is to be followed for the designing of the Two-Stage Operational amplifier. The need of 2-Stage Opamp over single stage differential amplifier (5-transitor OTA) is caused by the demand for the higher gain. Because of its immunity to environmental noise, it has gain immense popularity in analog circuit.



Figure 1: Disintegration of Op-amp

(1) Differential Amplifier of 40dB gain is not suitable to make a negative feedback amplifier so it is followed by the Gain block as a second stage but if we make an Op-Amp without a (2) Buffer stage the it is simply called a Transconductance Amplifier.

Hence, we will be designing the three blocks in stages and analyze it stepwise basis.

2. Design Requirement:

A) Technology: UMC 180nm process

B) Supply Voltage (V_{dd}) = 1.8 V

C) Voltage gain (A_v) = 1000 (60dB)

D) Load Capacitor (C_L) = 2pF

E) Input Common mode range (ICMR) = Max: +1.6V & Min: -0.8V

F) Slew Rate (SR) = 20V/usec

G) Power Dissipation < 300 uW

H) Gain Bandwidth Product (GBW) = 30 MHz

I) Phase Margin (PM) $\geq 60°$

This project aims to achieve a typical design requirement. Although following the cook-book, any design need similar to this can be achieved with proper tuning.

3. Two Stage Op-Amp Topology:



Figure 2: Block diagram of Op-amp topology

Now for the Common source amplifier we have two option two choose from a) NMOS Common Source b) PMOS Common Source

We are using PMOS CS Amplifier as a 2nd stage for a competent headroom *[Ref: Which transistor type to use for the second stage? By Dr. Nagendra Krishnapura, Course: Analog Circuits, IIT Madras]*

We can make more stages, having more gain E.g.: 5 stages without any issues of head room but the issue arises because of the increasing poles.



Figure 3: Proposed Two Stage Op-Amp topology

We want to achieve Positive gain out of 2nd stage hence, we switched the sign in 1st stage (in1 = -ve & in2 = +ve) such that negative from 1st stage and one more negative from Common source results in total positive gain.

4. Small signal model of Two Stage Op-Amp:



Figure 4: Small signal model

Where,

C_1 = parasitic capacitances of 1st stage, E.g., C_{DS} of M2 and M4

& $C_2 \approx C_L$ ($\because C_L$ is much bigger compared to the parasitic of 2nd stage Amplifier)

Two stage Op-Amp is a two-pole system,

$$P_1 = \frac{1}{r_{01}.C_1} \text{ and } P_2 = \frac{1}{r_{02}.C_L}$$

 # Bode Plot



Figure 5: Bode Plot

We can see the phase margin is very close to zero.

By definition,

$$Phase\ Margin(PM) = (Phase\ crossover\ frequency\ at\ -180°) - (Unity\ Gain\ Crossover\ frequency)$$

A) PM = Positive => Stable System

B) PM = 0 => Marginally Stable System

C) PM = Negative => Unstable System



Figure 6: (1) Good Phase Margin (2) Bad Phase Margin

If the system has a Bad Phase Margin is, then Ringing effect will arise in the system. For removing the ringing effect, we need a phase margin of minimum 45°.

To be in a safe side Phase Margin of 60° is needed which is also specified in a Design Requirement.

5. Compensation Method:

With the aim of having good Phase Margin let us do the comprehensive analysis of the two-pole system.



Figure 7: Shifting of Poles

The proposed idea is to move the Pole P_1 or P_2 in such a way that the gain crosses 0dB before the Pole P_2. And effectively since P_2 is very far away will not have any effect.

Hence, in this way we have a Single pole system even if 2 poles exist.

We have,

$$P_1 = \frac{1}{r_{01}.C_1} \text{ and } P_2 = \frac{1}{r_{02}.C_L}$$

Now, since C_L is a Load Capacitance which is design specified hence over which we don't have much control.

Therefore, the plan is to increase the value of C_1 such that the 1st Pole can be moved to the left side.



Figure 8: Shifting of P_1 using a Big Fat Capacitor (C)

Now the 1st pole will effectively become, $P_1 = \frac{1}{r_{01}.(C_1+C)}$

The 1st pole has shifted towards left thereby achieving our primary goal.

But, to avoid the use of Big Fat Capacitor we can utilize the Miller effect.

Miller's Theorem:



Figure 9: Miller Effect

Miller effect arises when there are two paths from input to the output then the impedance of one path can be divided into the input part and the output part.

Using Miller's theorem to convert the circuit of figure 9.

Then the input capacitance: $C_{in} = C_c(1 + A)$

And this effect is called "Miller Multiplication" of the capacitor.

Hence, small capacitor can be equated as big capacitor with the aid of Miller Multiplication hence saving some area for layout design.



Figure 10: Coupling Capacitor for Miller Multiplication

6. Some Important parameters of Operational Amplifier:

There are few parameters of Op-Amp which needs to be reviewed before the design steps.

Transfer Function:

Let us derive the transfer function of the two-stage op-amp:



But we cannot apply miller theorem here because of:

A) Pole Splitting: arises due to the by product of Miller frequency compensation.

B) Zero: At high frequency Coupling Capacitor 'C_c' will behave as a short.

Hence Miller Theorem cannot be applied to derive the transfer function, so only way to derive a transfer function is by manual method.



Applying chain rule;

$$\frac{V_0}{V_{in}} = \frac{V_1}{V_{in}} \times \frac{V_0}{V_1} \tag{1}$$

From the figure;

$$\frac{V_1}{\frac{1}{sC_1}} + \frac{V_1}{R_1} + g_m V_{in} + \frac{V_1 - V_0}{\frac{1}{sC_c}} = 0$$

$$V_1 = \frac{V_0 sC_c R_1 - g_m R_1 V_{in}}{1 + sR_1(C_1 + C_c)} \tag{2}$$

Again, from the figure;

$$\frac{V_0}{\frac{1}{sC_2}} + \frac{V_0}{R_2} + g_{m1} V_1 + \frac{V_0 - V_1}{\frac{1}{sC_c}} = 0$$

$$V_0 = \frac{V_1(sC_c - g_{m1})}{\left[s(C_2 + C_c) + \frac{1}{R_2}\right]} \tag{3}$$

Now, substituting equation (3) in (2) and finally in (1) we get;

$$\therefore \frac{V_0}{V_{in}}$$

$$= \frac{g_m R_1 g_{m1} R_2 \left(1 - \frac{sC_c}{g_{m1}}\right)}{s^2[R_1R_2(C_1C_2 + C_1C_c + C_2C_c)] + s\left[R_2(C_c + C_2) + R_1(C_c + C_1) + C_c g_{m1} R_1 R_2 + 1\right]}$$

For General Expression of two pole system;

$$\frac{V_0}{V_{in}} = \frac{A_{DC}\left(1 - \frac{s}{z}\right)}{\left(1 + \frac{s}{P_1}\right).\left(1 + \frac{s}{P_2}\right)}$$

$$\frac{V_0}{V_{in}} = \frac{A_{DC}\left(1 - \frac{s}{z}\right)}{1 + s\left(\frac{1}{P_1} + \frac{1}{P_2}\right) + s^2\left(\frac{1}{P_1P_2}\right)} \qquad (4)$$

Let us do some approximations for simplicity;

$$\because P_2 \gg P_1$$

So,

$$\frac{1}{P_1} + \frac{1}{P_2} \approx \frac{1}{P_1}$$

Hence from equation 4;

Coefficient of $s = \frac{1}{P_1}$

Coefficient of $s^2 = \frac{1}{P_1 P_2}$

Therefore, from the transfer function;

$$P_1 \approx \frac{1}{g_{m1} R_2 R_1 C_c} \tag{5}$$

$$P_1 P_2 \approx \frac{1}{R_1 R_2 (C_1 C_2 + C_1 C_c + C_2 C_c)} \tag{6}$$

Substituting (5) in (6) we get;

$$P_2 \approx \frac{g_m}{C_2} \tag{7}$$

Again, from the transfer function;

$$z = \frac{g_{m1}}{C_c} \tag{8}$$

Where, z is the zero location.

$$A_{DC} = g_m R_1 . g_{m1} R_2 \tag{9}$$

Where, A_{DC} is the dc gain of Op-Amp

We know,

$$Gain\ Bandwidth\ product = DC\ gain \times first\ pole$$

Hence from equation (5) and (9)

$$GBW = \frac{g_{m1}}{C_c} \tag{10}$$

Slew Rate:

Slew rate is a rate of change of the output. Basically, it is a measure of how quickly the output can change considering it's limiting factor.



Figure 11: Coupling Capacitor for Miller Multiplication

Cook-Book of Two Stage Operational Amplifier:

Steps:

6.1. Find I_5 from Slew rate from the design specification.

6.2. Find M_3, M_4 aspect ratio from ICMR (Max).

6.3. Find M_1, M_2 aspect ratio from GBW.

6.4. Find M_5 aspect ratio from ICMR (Min).

6.5. Find M_8 aspect ratio from I_0 & M_5.