

# DE-10 Standard Altera

-Setup

-Download and Quartus Prime II 2023.1 from Intel website

- <https://www.intel.com/content/www/us/en/software-kit/795126/intel-quartus-prime-standard-edition-design-software-version-23-1-for-linux.html>

## User manual

[https://ftp.intel.com/Public/Pub/fpgaup/pub/Intel\\_Material/Boards/DE10-Standard/DE10\\_Standard\\_User\\_Manual.pdf](https://ftp.intel.com/Public/Pub/fpgaup/pub/Intel_Material/Boards/DE10-Standard/DE10_Standard_User_Manual.pdf)


## Power On

- Connect the 12v power cable to the power source (Blue color D14 LED glow)
- Connect UART cable to USB port of your system computer
- Set up Dip switch MSEL[4:0] to 10010

Note: There are 6 dip switch. 6th switch doesn't matter. 5th switch (written 4 in board) is 1 and 0, 0, 1, and last switch means switch 0 is 0.

- If you count from switch 0 to 5 (written on the board), the configuration is 01001.

Turn on the FPGA, you will see continuously blinking LEDs and white LED. Still the big blue LED is glowing but nothing displays.






Quartus prime Standard II 23.1

After downloading and installing Quartus, let's check a simple LED blink using Verilog


- Open Quartus Prime and make a simple Verilog file example: counter.v




```
1 module counter(rst, clk, led);
2     input rst, clk;
3     output reg led;
4     reg [31:0] cnt;
5
6     always @(posedge clk or negedge rst)
7     begin
8         if (rst == 0) begin
9             cnt <= 0;           // Non-blocking assignment is okay here
10            led <= 0;          // Blocking assignment ensures immediate reset
11        end
12        else begin
13            if (cnt < 50000) begin
14                cnt <= cnt + 1;   // Non-blocking assignment is fine
15            end else begin
16                cnt <= 0;
17                led <= ~led;      // Toggle led using non-blocking assignment
18            end
19        end
20    end
21 endmodule
```


After writing the code, we have to create the symbol of the code.

- After successfully compile and run
- Click the (.vhd/.v) file and click create/update, and then select Create symbol files for current files. Quartus will give you successfully create symbol file.
- Click File, go to New, in Design file, click Block Diagram/Schematic file
- Create a diagram and double-click the screen to bring it back to the GUI interface



- On the top right corner, Library, There is Clk, PLLs and resets, click PLL. We have to design PLL for this diagram.






- Click finish and bring it to the GUI by clicking twice in the screen.

In Verilog, we have three ports defined. Two inputs rst, clk, and one output led. Next phase is to connect them and PIN them in the chips.

## PINNING CHIP

- We use a chip planner to pin them.

In the Assignment section, there is the Pin Planner. We have to pin the chip from where it will input the signal and from where it will output the signal to blink or glow LEDs.



Input clk is taking input pin AF14, led is output, assigned AB23 (2nd led) and reset is AJ4



Figure 2.17 Connections between the LEDs and the Cyclone V SoC FPGA





Figure 3-13 Block diagram of the clock distribution on DE10-Standard

Table 3-5 Pin Assignment of Clock Inputs

<b>Signal Name</b>	<b>FPGA Pin No.</b>	<b>Description</b>	<b>I/O Standard</b>
CLOCK_50	PIN_AF14	50 MHz clock input	3.3V
CLOCK2_50	PIN_AA16	50 MHz clock input	3.3V
CLOCK3_50	PIN_Y26	50 MHz clock input	3.3V
CLOCK4_50	PIN_K14	50 MHz clock input	3.3V
HPS_CLOCK1_25	PIN_D25	25 MHz clock input	3.3V
HPS_CLOCK2_25	PIN_F25	25 MHz clock input	3.3V


CLOCK\_50 is connected to pin AF14

CIRCUIT.



**Figure 3-14** Connections between the push-buttons and the Cyclone V SoC FPGA


Push buttons are connected to AJ4 and they are low enable and grounded. So we have to negate reset.




From primitive download not gate.

- similarly from logic and pins download two inputs and one output.
- Reset is set GND and CLK is set VCC


Go to hardware setup and check your device






select the connection and file name. Select the device name cyclon v and 5CSXFC6D6F31 and press start.

Then you will see second LED (LEDR1)on DE-10 standard blinking






## Note

What if your computer doesn't detect hardware


- in ubuntu, command line
- lsusb to check your connections




The screenshot shows a terminal window with two tabs, both titled "casper@casper-Precision-3591: ~". The left tab is active and displays a list of USB devices connected to the system. The right tab is inactive. The terminal output is as follows:

```
HD
Bus 003 Device 004: ID 0403:6001 Future Technology Devices International, Ltd FT
232 Serial (UART) IC
Bus 003 Device 005: ID 0a5c:5865 Broadcom Corp. 58200
Bus 003 Device 006: ID 8087:0033 Intel Corp. AX211 Bluetooth
Bus 003 Device 007: ID 09fb:6010 Altera DE-SoC
Bus 004 Device 001: ID 1d6b:0003 Linux Foundation 3.0 root hub
casper@casper-Precision-3591:~$ sudo vi /etc/udev/rules.d/51-usbblaster.rules
[sudo] password for casper:
casper@casper-Precision-3591:~$ sudo udevadm trigger
casper@casper-Precision-3591:~$ sudo udevadm control --reload-rules
casper@casper-Precision-3591:~$ lsusb
Bus 001 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 002 Device 001: ID 1d6b:0003 Linux Foundation 3.0 root hub
Bus 003 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 003 Device 002: ID 0bda:5586 Realtek Semiconductor Corp. Integrated_Webcam_F
HD
Bus 003 Device 004: ID 0403:6001 Future Technology Devices International, Ltd FT
232 Serial (UART) IC
Bus 003 Device 005: ID 0a5c:5865 Broadcom Corp. 58200
Bus 003 Device 006: ID 8087:0033 Intel Corp. AX211 Bluetooth
Bus 003 Device 007: ID 09fb:6010 Altera DE-SoC
Bus 004 Device 001: ID 1d6b:0003 Linux Foundation 3.0 root hub
casper@casper-Precision-3591:~$
```

- Sometimes there is device compatibility



```
casper@casper-Precision-3591:~$ sudo vi /etc/udev/rules.d/51-usbblaster.rules
```



```
# USB blaster II
SUBSYSTEM == "usb", ATTR{idVendor}=="09fb", ATTR{idProduct}=="6010", MODE=="0666"
~
```

```
[root@casper-Precision-3591 ~]# sudo vi /etc/udev/rules.d/51-usbblaster.rules
```

```
[root@casper-Precision-3591 ~]# sudo udevadm control --reload-rules
```

```
[root@casper-Precision-3591 ~]# sudo udevadm trigger
```

```
[root@casper-Precision-3591 ~]# sudo udevadm control --reload-rules
```

After reload rules, you have to trigger udevadm.

```
sudo nano /etc/udev/rules.d/51-usbblaster.rules
```

```
# USB-Blaster II
SUBSYSTEM=="usb", ATTR{idVendor}=="09fb", ATTR{idProduct}=="6810", MO
```

```
# Altera DE-SoC
SUBSYSTEM=="usb", ATTR{idVendor}=="09fb", ATTR{idProduct}=="6010", MO
```

sudo udevadm control --reload-rules

sudo udevadm trigger

sudo pkill jtagd

Now there is autodetect all the time

