HANDOUT

LOGIC GATES AND LOGIC CIRCUITS

Marking Scheme


© UCLES 2015 -2020



1 (a)

А	В	С	Working	х	
0	0	0		1	1
0	0	1		0	1 mark
0	1	0		0	1
0	1	1		0	1 mark
1	0	0		0	1
1	0	1		1	1 mark
1	1	0		1	1
1	1	1		1	1 mark

(b) 1 mark per dotted section



(c) X is 1 if:


AND (1 mark)

[3]

accept equivalent ways of writing this:

e.g.
$$(AORB=1)$$
 AND $(B OR NOT C = 1)$

2 (a) 1 mark per correct logic gate, correctly connected



(b)

G	С	L	Workspace	Х	
0	0	0		0	1
0	0	1		0	1 mark
0	1	0		1	1
0	1	1		0	1 mark
1	0	0		1	1
1	0	1		1	1 mark
1	1	0		1	1
1	1	1		0	1 mark


[4]

[5]

(c) 1 mark for correctly completed truth table

Α	В	С
0	0	0
0	1	1
1	0	1
1	1	0

3 (a) 1 mark for each correct gate, with correct source of input(s)



(b)					
	D	S	Т	Working Space	X
	0	0	0		0
	0	0	1		0
	0	1	0		1
	0	1	1		0
	1	0	0		1
	1	0	1		1
	1	1	0		1
	1	1	1		0

4 marks for 8 correct X bits

3 marks for 6 correct X bits

2 marks for 4 correct X bits

1 mark for 2 correct X bits

[4]


4 (a)

А	В	С	Working space	Х
0	0	0		0
0	0	1		1
0	1	0		0
0	1	1		1
1	0	0		0
1	0	1		1
1	1	0		1
1	1	1		0


4 marks for 8 correct X bits 3 marks for 6 correct X bits 2 marks for 4 correct X bits 1 mark for 2 correct X bits

[4]


(b) 1 mark for each correct gate with correct source of input




(c) Each dotted area is 1 mark




Question			Answer			Marks			
5(a)	1 mark for four correc	1 mark for four correct outputs only							
	[Α	В	Output					
		0	0	1					
		0	1	0					
		1	0	0					
		1	1	0					
5(b)	1 mark for each corre	mark for each correct section of the statement							
	□ (A AND B)□ AND□ (C OR NOT B)								







Question				Ansv	ver		Mar
7(b)	3 mai 2 mai	ks for ks for	6 or 7 4 or 5	rect outputs correct outputs correct outputs correct outputs			
	Α	В	С	Working space	Х]	
	0	0	0		1		
	0	0	1		1		
	0	1	0		1		
	0	1	1		1		
	1	0	0		0		
	1	0	1		1		
	1	1	0		1		
	1	1	1		1]	




Question					Answer	Marks
9(a)	А	В	С	Х		4
	0	0	0	1		
	0	0	1	1		
	0	1	0	0		
	0	1	1	1		
	1	0	0	0		
	1	0	1	1		
	1	1	0	1		
	1	1	1	1		
	All 8 for 4 6 or 7 for 4 or 5 for 2 or 3 for	3 marks 2 marks	'	'		



Question	Answer	Marks
10(a)	1 mark for correct name, 1 mark for correct gate symbol	2
	- AND	
10(b)	1 mark for correct name, 1 mark for correct gate symbol	2
	- NOR	






Question					Answer		Marks
11(b)	4 marks for 8 correct of 3 marks for 6/7 correct 2 marks for 4/5 correct 1 mark for 2/3 correct of	t outpu t outpu	ts ts				4
	[Α	В	С	Working space	х	
		0	0	0		0	
		0	0	1		0	
		0	1	0		1	
		0	1	1		0	
		1	0	0		0	
		1	0	1		0	
		1	1	0		1	
		1	1	1		1	

Question	Answer	Marks
12(a)	1 mark for each correct logic gate, with correct inputs:	4
	B X	


Question				Answer	·		Marks		
12(b)	3 mark	s for 6/7 s for 4/5	correct outpu 7 correct outp 5 correct outpu correct outpu	outs outs			4		
	Α	В	С	Working space	х				
	0	0	0		0				
	0	0	1		0				
	0	1	0		1				
	0	1	1		0				
	1	0	0		1				
	1	0	1		0				
	1	1	0		1				
	1	1	1		0				
12(c)	Two fro	Two from:							
	- 7	Γο contr		operation electricity through a logic circuit the logic of the gate is applied to give a	an output // to	alter the output from given inputs			



Question					Answer		Marks
13(b)	l [Α	В	С	Working space	Х	3
		0	0	0		1	
		0	0	1		0	
		0	1	0		1	
		0	1	1		0	
		1	0	0		1	
		1	0	1		0	
		1	1	0		1	
		1	1	1		0	
	4 marks for 8 correct of 3 marks for 6 or 7 cor 2 marks for 4 or 5 cor 1 mark for 2 or 3 correct.	rect ou rect ou	tputs tputs				

Question	Answer	Marks
14(a)(i)	- NAND	2
14(a)(ii)	-NOR	2

Question	Answer							
14(b)		Α	В	С	Working space	х		4
		0	0	0		0		
		0	0	1		0		
		0	1	0		1		
		0	1	1		1		
		1	0	0		0		
		1	0	1		0		
		1	1	0		1		
		1	1	1		1		
	4 marks for 8 correct out 3 marks for 6 or 7 correct 2 marks for 4 or 5 correct 1 mark for 2 or 3 correct	t outpu t outpu	ts			•		



Question				Answer		Marks
15(b)	Α	В	С	Working space	Х	4
	0	0	0		1	
	0	0	1		0	
	0	1	0		1	
	0	1	1		1	
	1	0	0		1	
	1	0	1		1	
	1	1	0		1	
	1	1	1		0	