
HANDOUT

LOGIC GATES AND LOGIC CIRCUITS


Marking Scheme

© UCLES 2015 -2020

1 (a)

A	B	C	Working	X	
0	0	0		1] 1 mark
0	0	1		0	
0	1	0		0] 1 mark
0	1	1		0	
1	0	0		0] 1 mark
1	0	1		1	
1	1	0		1] 1 mark
1	1	1		1	

(b) 1 mark per dotted section



[3]

(c) X is 1 if:

(A is 1 OR B is 1)

(1 mark)

AND

(1 mark)

(B is 1 OR C is NOT 1)

(1 mark)

accept equivalent ways of writing this:


e.g. $(A \text{ OR } B = 1) \quad \text{AND} \quad (B \text{ OR NOT } C = 1)$

e.g. $(A \text{ OR } B) \quad \text{AND} \quad (B \text{ OR NOT } C)$

e.g. $(A+B) (B+C)^{-}$

[3]

2 (a) 1 mark per correct logic gate, correctly connected



[5]

(b)

G	C	L	Workspace	X
0	0	0		0
0	0	1		0
0	1	0		1
0	1	1		0
1	0	0		1
1	0	1		1
1	1	0		1
1	1	1		0

1 mark

1 mark

1 mark

1 mark


[4]

(c) 1 mark for correctly completed truth table

A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

[1]

3 (a) 1 mark for each correct gate, with correct source of input(s)



[6]

(b)

D	S	T	Working Space	X
0	0	0		0
0	0	1		0
0	1	0		1
0	1	1		0
1	0	0		1
1	0	1		1
1	1	0		1
1	1	1		0

4 marks for 8 correct X bits
3 marks for 6 correct X bits
2 marks for 4 correct X bits
1 mark for 2 correct X bits

[4]

4 (a)

A	B	C	Working space	X
0	0	0		0
0	0	1		1
0	1	0		0
0	1	1		1
1	0	0		0
1	0	1		1
1	1	0		1
1	1	1		0

4 marks for 8 correct X bits


3 marks for 6 correct X bits

2 marks for 4 correct X bits

1 mark for 2 correct X bits


[4]

(b) 1 mark for each correct gate with correct source of input




[5]


(c) Each dotted area is 1 mark




[4]


Question	Answer	Marks															
5(a)	<p>1 mark for four correct outputs only</p> <table> <tr> <th>A</th><th>B</th><th>Output</th></tr> <tr> <td>0</td><td>0</td><td>1</td></tr> <tr> <td>0</td><td>1</td><td>0</td></tr> <tr> <td>1</td><td>0</td><td>0</td></tr> <tr> <td>1</td><td>1</td><td>0</td></tr> </table>	A	B	Output	0	0	1	0	1	0	1	0	0	1	1	0	1
A	B	Output															
0	0	1															
0	1	0															
1	0	0															
1	1	0															
5(b)	<p>1 mark for each correct section of the statement</p> <p><input type="checkbox"/> (A AND B)</p> <p><input type="checkbox"/> AND</p> <p><input type="checkbox"/> (C OR NOT B)</p>	3															




Question	Answer	Marks																																				
6(a)	<p>1 mark for each correct gate, with the correct input(s)</p> 	4																																				
6(b)	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>X</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td></tr></tbody></table> <p>4 marks for 8 correct outputs 3 marks for 6 or 7 correct outputs 2 marks for 4 or 5 correct outputs 1 mark for 2 or 3 correct outputs</p>	A	B	C	X	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	1	0	0	0	1	0	1	0	1	1	0	1	1	1	1	1	4
A	B	C	X																																			
0	0	0	0																																			
0	0	1	0																																			
0	1	0	1																																			
0	1	1	0																																			
1	0	0	0																																			
1	0	1	0																																			
1	1	0	1																																			
1	1	1	1																																			


Question	Answer	Marks
7(a)	<p>1 mark for each correct logic gate (with the correct direction of input(s))</p> 	6

Question	Answer					Marks																																													
7(b)	<div>4 marks for 8 correct outputs 3 marks for 6 or 7 correct outputs 2 marks for 4 or 5 correct outputs 1 mark for 2 or 3 correct outputs</div> <table><tr><th>A</th><th>B</th><th>C</th><th>Working space</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td><td></td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td><td></td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td></td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td></td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td></td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td></td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td><td></td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td></td><td>1</td></tr></table>					A	B	C	Working space	X	0	0	0		1	0	0	1		1	0	1	0		1	0	1	1		1	1	0	0		0	1	0	1		1	1	1	0		1	1	1	1		1	4
A	B	C	Working space	X																																															
0	0	0		1																																															
0	0	1		1																																															
0	1	0		1																																															
0	1	1		1																																															
1	0	0		0																																															
1	0	1		1																																															
1	1	0		1																																															
1	1	1		1																																															


Question	Answer	Marks																																													
8(a)	<p>1 mark for each correct logic gate with correct direct of input(s):</p> 	6																																													
8(b)	<p>4 marks for 8 correct outputs 3 marks for 6 or 7 correct outputs 2 marks for 4 or 5 correct outputs 1 mark for 2 or 3 correct outputs</p> <table><tr><th>A</th><th>B</th><th>C</th><th>Working space</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td><td></td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td><td></td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td></td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td></td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td></td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td><td></td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td><td></td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td></td><td>0</td></tr></table>	A	B	C	Working space	X	0	0	0		1	0	0	1		1	0	1	0		0	0	1	1		0	1	0	0		1	1	0	1		1	1	1	0		0	1	1	1		0	4
A	B	C	Working space	X																																											
0	0	0		1																																											
0	0	1		1																																											
0	1	0		0																																											
0	1	1		0																																											
1	0	0		1																																											
1	0	1		1																																											
1	1	0		0																																											
1	1	1		0																																											

Question	Answer	Marks
9(b)	 <p data-bbox="336 726 795 774">1 mark per gate with correct inputs</p>	6


Question	Answer	Marks
10(a)	<p>1 mark for correct name, 1 mark for correct gate symbol</p> <p>- AND</p> 	2
10(b)	<p>1 mark for correct name, 1 mark for correct gate symbol</p> <p>- NOR</p> 	2
10(c)	<p>1 mark for correct name, 1 mark for correct gate symbol</p> <p>- NAND</p> 	2



Question	Answer	Marks
11(a)	<p data-bbox="344 148 1055 180">1 mark per each correct logic gate, with correct input(s)</p>  <pre> graph LR A --- OR1((OR)) A --- AND1((AND)) B --- OR1 B --- AND2((AND)) B --- INV1((NOT)) C --- OR2((OR)) C --- AND2 OR1 --> AND1 INV1 --> AND2 OR2 --> AND1 OR2 --> AND2 AND1 --> OR3((OR)) AND2 --> OR3 OR3 --> X </pre>	6

Question	Answer					Marks																																													
11(b)	<div>4 marks for 8 correct outputs 3 marks for 6/7 correct outputs 2 marks for 4/5 correct outputs 1 mark for 2/3 correct outputs</div> <table><tr><th>A</th><th>B</th><th>C</th><th>Working space</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td><td></td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td></td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td></td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td></td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td></td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td></td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td></td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td></td><td>1</td></tr></table>					A	B	C	Working space	X	0	0	0		0	0	0	1		0	0	1	0		1	0	1	1		0	1	0	0		0	1	0	1		0	1	1	0		1	1	1	1		1	4
A	B	C	Working space	X																																															
0	0	0		0																																															
0	0	1		0																																															
0	1	0		1																																															
0	1	1		0																																															
1	0	0		0																																															
1	0	1		0																																															
1	1	0		1																																															
1	1	1		1																																															


Question	Answer	Marks
12(a)	<p data-bbox="349 148 1048 180">1 mark for each correct logic gate, with correct inputs:</p>  <pre data-bbox="365 231 1254 678">graph LR; A --- OR1(()); B --- OR1; B --- OR2(()); C --- OR2; OR1 --- AND1(()); OR2 --- AND1; AND1 --- OR3(()); C --- OR3; OR3 --- X[X];</pre>	4

Question	Answer					Marks																																													
12(b)	<div>4 marks for 8 correct outputs 3 marks for 6/7 correct outputs 2 marks for 4/5 correct outputs 1 mark for 2/3 correct outputs</div> <table><tr><th>A</th><th>B</th><th>C</th><th>Working space</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td><td></td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td></td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td></td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td></td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td></td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td><td></td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td></td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td></td><td>0</td></tr></table>					A	B	C	Working space	X	0	0	0		0	0	0	1		0	0	1	0		1	0	1	1		0	1	0	0		1	1	0	1		0	1	1	0		1	1	1	1		0	4
A	B	C	Working space	X																																															
0	0	0		0																																															
0	0	1		0																																															
0	1	0		1																																															
0	1	1		0																																															
1	0	0		1																																															
1	0	1		0																																															
1	1	0		1																																															
1	1	1		0																																															
12(c)	<div>Two from:<ul style="list-style-type: none">– To carry out a logical operation– To control the flow of electricity through a logic circuit– An input is given and the logic of the gate is applied to give an output // to alter the output from given inputs</div>					2																																													

Question	Answer	Marks
<p>13(a)</p>  <p>1 mark for each correct gate.</p>		<p>5</p>

Question	Answer	Marks
14(a)(i)	– NAND 	2
14(a)(ii)	–NOR 	2

Question				Answer		Marks																																													
14(b)				<table><tr><td>A</td><td>B</td><td>C</td><td>Working space</td><td>X</td></tr><tr><td>0</td><td>0</td><td>0</td><td></td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td></td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td></td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td></td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td></td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td></td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td></td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td></td><td>1</td></tr></table>	A	B	C	Working space	X	0	0	0		0	0	0	1		0	0	1	0		1	0	1	1		1	1	0	0		0	1	0	1		0	1	1	0		1	1	1	1		1		4
	A	B	C	Working space	X																																														
	0	0	0		0																																														
	0	0	1		0																																														
	0	1	0		1																																														
	0	1	1		1																																														
	1	0	0		0																																														
	1	0	1		0																																														
	1	1	0		1																																														
	1	1	1		1																																														
4 marks for 8 correct outputs																																																			
3 marks for 6 or 7 correct outputs																																																			
2 marks for 4 or 5 correct outputs																																																			
1 mark for 2 or 3 correct outputs																																																			

Question	Answer	Marks
<p>15(a)</p>  <p>One mark for each correct gate.</p>		<p>4</p>

Question					Answer			Marks
15(b)		A	B	C	Working space	X		4
		0	0	0		1		
		0	0	1		0		
		0	1	0		1		
		0	1	1		1		
		1	0	0		1		
		1	0	1		1		
		1	1	0		1		
		1	1	1		0		