

# COMP I 22/L Lecture 9

Mahdi Ebrahimi

Slides adapted from Dr. Kyle Dewey

# Outline

- The compare (`cmp`) instruction
- Conditionally-executed instructions
- Translating simple `if` statements

# The compare (`cmp`) instruction

# Compare (cmp)

Subtracts two given operands, discarding the result. However, the status bits (e.g., carry, zero, etc.) get set.

## Syntax

*CMP Rn, Operand2*

where:

Rn is the ARM register holding the first operand.

Operand2 is a flexible second operand.

## Operation

These instructions compare the value in a register with Operand2. They update the condition flags on the result, but do not place the result in any register.

The CMP instruction subtracts the value of Operand2 from the value in Rn. This is the same as a SUBS instruction, except that the result is discarded.

# Compare (cmp)

Subtracts two given operands, discarding the result.  
However, the status bits (e.g., carry, zero, etc.) get set.

---

```
mov  r0,  #5  
cmp  r0,  #5
```

# Compare (cmp)

Subtracts two given operands, discarding the result.  
However, the status bits (e.g., carry, zero, etc.) get set.

---

```
mov r0, #5
```

```
cmp r0, #5
```

**Sets zero bit/flag**  
**(result is zero)**

# Compare (cmp)

Subtracts two given operands, discarding the result.  
However, the status bits (e.g., carry, zero, etc.) get set.

---

```
mov r0, #5
```

```
cmp r0, #5
```

**Sets zero bit/flag**  
**(result is zero)**

---

```
mov r0, #5
```

```
cmp r0, #20
```

# Compare (cmp)

Subtracts two given operands, discarding the result. However, the status bits (e.g., carry, zero, etc.) get set.

---

```
mov r0, #5  
cmp r0, #5
```

**Sets zero bit/flag  
(result is zero)**

---

```
mov r0, #5  
cmp r0, #20
```

**Sets negative bit/flag  
(result is negative)**



# Significance

Status bits say something about  
the result of arithmetic comparisons

# Significance

Status bits say something about  
the result of arithmetic comparisons

---

```
mov r0, #5
```

```
cmp r0, #5
```

**Sets zero bit/flag**  
**(result is zero)**

# Significance

Status bits say something about  
the result of arithmetic comparisons

---

```
mov r0, #5
```

```
cmp r0, #5
```

Sets zero bit/flag  
(result is zero)

**Operands must have been equal.**

# Significance

Status bits say something about  
the result of arithmetic comparisons

---

```
mov r0, #5
```

```
cmp r0, #5
```

Sets zero bit/flag  
(result is zero)

**Operands must have been equal.**

---

```
mov r0, #5
```

```
cmp r0, #20
```

Sets negative bit/flag  
(result is negative)

# Significance

Status bits say something about  
the result of arithmetic comparisons

---

```
mov r0, #5
```

```
cmp r0, #5
```

Sets zero bit/flag  
(result is zero)

**Operands must have been equal.**

---

```
mov r0, #5
```

```
cmp r0, #20
```

Sets negative bit/flag  
(result is negative)

**First operand must be < second.**

# Conditionally-executed instructions

# Conditionally-Executed Instructions

ARM allows for instructions to be *conditionally* executed, depending on the values of the status bits.

# Conditionally-Executed Instructions

ARM allows for instructions to be *conditionally* executed, depending on the values of the status bits.

```
movmi r0, #42
```



# Conditionally-Executed Instructions

ARM allows for instructions to be *conditionally* executed, depending on the values of the status bits.

```
movmi r0, #42
```

move if the negative bit is set

# Conditionally-Executed Instructions

ARM allows for instructions to be *conditionally* executed, depending on the values of the status bits.

```
movmi r0, #42
```

move if the negative bit is set

```
movpl r1, #23
```

# Conditionally-Executed Instructions

ARM allows for instructions to be *conditionally* executed, depending on the values of the status bits.

```
movmi r0, #42
```

move if the negative bit is set

```
movpl r1, #23
```

move if the negative bit is **not** set

# Conditionally-Executed Instructions

ARM allows for instructions to be *conditionally* executed, depending on the values of the status bits.

```
moveq r0, #42
```

# Conditionally-Executed Instructions

ARM allows for instructions to be *conditionally* executed, depending on the values of the status bits.

```
moveq r0, #42
```

move if the zero bit is set

# Conditionally-Executed Instructions

ARM allows for instructions to be *conditionally* executed, depending on the values of the status bits.

```
moveq r0, #42
```

move if the zero bit is set

```
movne r0, #42
```

# Conditionally-Executed Instructions

ARM allows for instructions to be *conditionally* executed, depending on the values of the status bits.

```
moveq r0, #42
```

move if the zero bit is set

```
movne r0, #42
```

move if the zero bit is **not** set

# Basic data processing instructions

<b>MOV</b>	Move a 32-bit value	<b>MOV</b> Rd, n	$Rd = n$
<b>MVN</b>	Move negated (logical NOT) 32-bit value	<b>MVN</b> Rd, n	$Rd = \sim n$
<b>ADD</b>	Add two 32-bit values	<b>ADD</b> Rd, Rn, n	$Rd = Rn + n$
<b>ADC</b>	Add two 32-bit values and carry	<b>ADC</b> Rd, Rn, n	$Rd = Rn + n + C$
<b>SUB</b>	Subtract two 32-bit values	<b>SUB</b> Rd, Rn, n	$Rd = Rn - n$
<b>SBC</b>	Subtract with carry of two 32-bit values	<b>SBC</b> Rd, Rn, n	$Rd = Rn - n + C - 1$
<b>RSB</b>	Reverse subtract of two 32-bit values	<b>RSB</b> Rd, Rn, n	$Rd = n - Rn$
<b>RSC</b>	Reverse subtract with carry of two 32-bit values	<b>RSC</b> Rd, Rn, n	$Rd = n - Rn + C - 1$
<b>AND</b>	Bitwise AND of two 32-bit values	<b>AND</b> Rd, Rn, n	$Rd = Rn \text{ AND } n$
<b>ORR</b>	Bitwise OR of two 32-bit values	<b>ORR</b> Rd, Rn, n	$Rd = Rn \text{ OR } n$
<b>EOR</b>	Exclusive OR of two 32-bit values	<b>EOR</b> Rd, Rn, n	$Rd = Rn \text{ XOR } n$
<b>BIC</b>	Bit clear. Every '1' in second operand clears corresponding bit of first operand	<b>BIC</b> Rd, Rn, n	$Rd = Rn \text{ AND } (\text{NOT } n)$
<b>CMP</b>	Compare	<b>CMP</b> Rd, n	$Rd - n$ & change flags only
<b>CMN</b>	Compare Negative	<b>CMN</b> Rd, n	$Rd + n$ & change flags only
<b>TST</b>	Test for a bit in a 32-bit value	<b>TST</b> Rd, n	$Rd \text{ AND } n$ , change flags
<b>TEQ</b>	Test for equality	<b>TEQ</b> Rd, n	$Rd \text{ XOR } n$ , change flags

<b>MUL</b>	Multiply two 32-bit values	<b>MUL</b> Rd, Rm, Rs	$Rd = Rm * Rs$
<b>MLA</b>	Multiple and accumulate	<b>MLA</b> Rd, Rm, Rs, Rn	$Rd = (Rm * Rs) + Rn$



- Features of Conditional Execution instructions

Improves execution speed and offers high code density

Illustration:

'C' Program fragment	ARM program using branching instructions	ARM program using conditional instructions
<pre> if (r0==0) {     r1=r1+1; } else {     r2=r2+1; } </pre>	<pre> CMP    r0,#0 BNE    else ADD    r1,r1,#1 B      end else ADD    r2,r2,#1 end    --- </pre> <p>Instructions - 5 Memory space - 20 bytes No. of cycles - 5 or 6</p>	<pre> CMP    r0,#0 ADDEQ  r1,r1,#1 ADDNE  r2,r2,#1 </pre> <p>Instructions - 3 Memory space - 12 bytes No. of cycles - 3</p>

**Example:**


`conditional_execution.s`

# Translating simple `if` statements

# Example I

- An example: `if (r2 != 10) r5 = r5 + r2 - r3`

CMP	r2, #10
BEQ	SKIP
ADD	r5, r5, r2
SUB	r5, r5, r3
SKIP	...




CMP	r2, #10
ADDNE	r5, r5, r2
SUBNE	r5, r5, r3

# Example 2

```
if ((r1 == r3) && (r5 == r6)) r7 = r7 + 10
```

```
CMP    r1,r3  
BNE    SKIP  
CMP    r5,r6  
BNE    SKIP  
ADD    r7,r7,#10  
SKIP  ...
```



```
CMP    r1,r3  
CMPEQ  r5,r6  
ADDEQ  r7,r7,#10
```

# Translating `if`

- Simple `ifs` can be translated with conditionally-executed instructions
- Example:
  - `AbsoluteValue.java`
  - `absolute_value.s`