

# ARM®-based 32-bit Cortex®-M4 MCU with 64 to 256 KB Flash, sLib, 1 OTGFS, 11 timers, 1 ADC, 2 CMP, 12 communication interfaces

#### **Features**

#### ■ Core: ARM® 32-bit Cortex®-M4 CPU

- 150 MHz maximum frequency, with a memory protection unit (MPU)
- Single-cycle multiplication and hardware division
- DSP instructions

#### Memories

- 64 to 256 Kbytes of internal Flash memory
- 18 Kbytes of boot code area used as a Bootloader
- sLib: configurable part of main Flash set as a library area with code executable but secured, non-readable
- 32 Kbytes of SRAM

#### ■ Power control (PWC)

- 2.6 to 3.6 V supply
- Power on reset (POR), low voltage reset (LVR), and power voltage monitoring (PVM)
- Low power modes: Sleep, Deepsleep, and Standby modes
- V<sub>BAT</sub> for ERTC and 20 x 32-bit battery powered registers (BPR)

#### ■ Clock and reset management (CRM)

- 4 to 25 MHz crystal (HEXT)
- 48 MHz internal factory-trimmed high speed clock (HICK), accuracy 1 % at  $T_A$  = 25 °C and 2 % at  $T_A$  = -40 to +105 °C
- PLL flexible 31 to 500 multiplication and 1 to 15 division factor
- 32 kHz crystal (LEXT)
- Low speed internal clock (LICK)

#### Analog

- 1 x 12-bit 2 MSPS A/D converter, up to 16 input channels
- Temperature sensor (V<sub>TS</sub>) and internal reference voltage (V<sub>INTRV</sub>)
- 2 x comparators (CMP)

#### ■ DMA: 14-channel DMA controller

#### ■ Up to 55 fast GPIOs

- All mappable on 16 external interrupts (EXINT)
- Almost all 5 V-tolerant

#### ■ Up to 11 timers (TMR)

- 1 x 16-bit 7-channel advanced timer, 6channel PWM output with dead-time generator and emergency stop
- Up to 5 x 16-bit and 2 x 32-bit generalpurpose timers, each with 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- 2 x watchdog timers (general WDT and windowed WWDT)
- SysTick timer: a 24-bit downcounter

# ■ ERTC: enhanced RTC with auto-wakeup, alarms, subsecond accuracy, and hardware calendar; supports calibration

#### ■ Up to 12 communication interfaces

- 2 x I<sup>2</sup>C interfaces for SMBus/PMBus support
- 5 x USARTs, support master synchronous SPI and modem control, with ISO7816 interface. LIN and IrDA
- 2 x SPIs (36 Mbit/s), both with I<sup>2</sup>S interface multiplexed
- CAN interface (2.0B Active), with 256 bytes of dedicated SRAM
- OTG full speed interface, with 1280 bytes of dedicated SRAM
- SDIO interface

#### ■ CRC calculation unit

#### ■ 96-bit unique ID (UID)

#### Debug modes

- Serial wire debug (SWD) and JTAG interfaces
- Operating temperatures: -40 to +105 °C



### ■ Packages

- LQFP64 10 x 10 mm
- LQFP64 7 x 7 mm
- LQFP48 7 x 7 mm
- QFN48 6 x 6 mm
- QFN32 4 x 4 mm

Table 1. AT32F415 device summary

Flash	Part number
256 KBytes	AT32F415RCT7, AT32F415RCT7-7, AT32F415CCT7, AT32F415CCU7, AT32F415KCU7-4
128 KBytes	AT32F415RBT7, AT32F415RBT7-7, AT32F415CBT7, AT32F415CBU7, AT32F415KBU7-4
64 KBytes	AT32F415R8T7, AT32F415R8T7-7, AT32F415C8T7, AT32F415K8U7-4



## Contents

1	Desc	criptions	10
2	Fund	ctionality overview	12
	2.1	ARM® Cortex®-M4	12
	2.2	Memory	13
		2.2.1 Internal Flash memory	13
		2.2.2 Memory protection unit (MPU)	13
		2.2.3 Embedded SRAM	13
	2.3	Interrupts	13
		2.3.1 Nested vectored interrupt controller (NVIC)	13
		2.3.2 External interrupts (EXINT)	13
	2.4	Power control (PWC)	14
		2.4.1 Power supply schemes	14
		2.4.2 Reset and power voltage monitoring (POR / LVR / PVM)	14
		2.4.3 Voltage regulator (LDO)	14
		2.4.4 Low-power modes	14
	2.5	Boot modes	15
	2.6	Clocks	15
	2.7	General-purpose input / output (GPIO)	16
	2.8	Remapping capability	16
	2.9	Direct Memory Access Controller (DMA)	16
	2.10	Timers (TMR)	17
		2.10.1 Advanced timer (TMR1)	17
		2.10.2 General-purpose timers (TMRx)	18
		2.10.3 SysTick timer	18
	2.11	Watchdog (WDT)	18
	2.12	Window watchdog (WWDT)	19
	2.13	Enhanced real-time clock (ERTC) and battery powered registers (BPR)	19
	2.14	Communication interfaces	
		2.14.1 Serial peripheral interface (SPI) / Inter-integrated sound interface (I <sup>2</sup> S)	
		2.14.2 Universal synchronous / asynchronous receiver transmitters (USART)	

	2.14.3	Inter-integrated-circuit interface (I <sup>2</sup> C)	20
	2.14.4	Secure digital input/output interface (SDIO)	21
	2.14.5	Controller area network (CAN)	21
	2.14.6	Universal serial bus On-The-Go full-speed (OTGFS)	21
2.15	Cyclic	redundancy check (CRC) calculation unit	21
2.16	Analog	g-to-digital converter (ADC)	22
	2.16.1	Temperature sensor (V <sub>TS</sub> )	22
	2.16.2	Internal reference voltage (V <sub>INTRV</sub> )	22
2.17	Compa	arator (CMP)	22
2.18	Debug	g: serial wire debugger (SWD) / JTAG interfaces	22
Pin 1	functio	nal definitions	23
Men	nory ma	apping	30
Elec	trical c	characteristics	31
5.1	Test co	onditions	31
	5.1.1	Minimum and maximum values	31
	5.1.2	Typical values	31
	5.1.3	Typical curves	31
	5.1.4	Power supply scheme	31
5.2	Absolu	ute maximum values	32
	5.2.1	Ratings	32
	5.2.2	Electrical sensitivity	33
5.3	Specif	ications	34
	5.3.1	General operating conditions	34
	5.3.2	Operating conditions at power-up / power-down	34
	5.3.3	Embedded reset and power control block characteristics	34
	5.3.4	Memory characteristics	36
	5.3.5	Supply current characteristics	36
	5.3.6	External clock source characteristics	44
	5.3.7	Internal clock source characteristics	48
	5.3.8	PLL characteristics	49
	5.3.9	Wakeup time from low-power mode	49



		5.3.11 GPIO port characteristics	50
		5.3.12 NRST pin characteristics	52
		5.3.13 TMR timer characteristics	52
		5.3.14 SPI / I <sup>2</sup> S characteristics	53
		5.3.15 I <sup>2</sup> C characteristics	56
		5.3.16 SDIO characteristics	57
		5.3.17 OTGFS characteristics	58
		5.3.18 12-bit ADC characteristics	59
		5.3.19 Internal reference voltage (V <sub>INTRV</sub> ) characteristics	61
		5.3.20 Temperature sensor (V <sub>TS</sub> ) characteristics	62
		5.3.21 CMP characteristics	63
6	Pac	kage information	64
	6.1	LQFP64 – 10 x 10 mm	64
	6.2	LQFP64 – 7 x 7 mm	66
	6.3	LQFP48 – 7 x 7 mm	68
	6.4	QFN48 – 6 x 6 mm	70
	6.5	QFN32 – 4 x 4 mm	72
	6.6	Device marking	73
	6.7	Thermal characteristics	74
7	Part	t numbering	75
8	Doc	cument revision history	76



## **List of Tables**

Table 1. AT32F415 device summary	2
Table 2. AT32F415 features and peripheral counts	11
Table 3. Pin configurations for Bootloader	15
Table 4. Timer feature comparison	17
Table 5. AT32F415 series pin definitions	26
Table 6. Voltage characteristics	32
Table 7. Current characteristics	32
Table 8. Thermal characteristics	32
Table 9. ESD values	33
Table 10. Latch-up values	33
Table 11. General operating conditions	34
Table 12. Operating conditions at power-up/power-down	34
Table 13. Embedded reset and power management block characteristics	34
Table 14. Programmable voltage regulator characteristics	35
Table 15. Internal Flash memory characteristics	36
Table 16. Internal Flash memory endurance and data retention	36
Table 17. Typical current consumption in Run mode	37
Table 18. Typical current consumption in Sleep mode	38
Table 19. Maximum current consumption in Run mode	39
Table 20. Maximum current consumption in Sleep mode	39
Table 21. Typical and maximum current consumptions in Deepsleep and Standby modes	40
Table 22. Typical and maximum current consumptions on $V_{\text{BAT}}$ with LEXT and ERTC on	42
Table 23. Peripheral current consumption	43
Table 24. HEXT 4-25 MHz crystal characteristics	44
Table 25. HEXT external source characteristics	45
Table 26. LEXT 32.768 kHz crystal characteristics	46
Table 27. LEXT external source characteristics	47
Table 28. HICK clock characteristics	48
Table 29. LICK clock characteristics	48
Table 30. PLL characteristics	49
Table 31. Low-power mode wakeup time	49
Table 32. EMS characteristics	49
Table 33 GPIO static characteristics	50



Table 34. Output voltage characteristics	51
Table 35. Input AC characteristics	51
Table 36. NRST pin characteristics	52
Table 37. TMR characteristics	52
Table 38. SPI characteristics	53
Table 39. I <sup>2</sup> S characteristics	55
Table 40. SD / MMC characteristics	57
Table 41. OTGFS startup time	58
Table 42. OTGFS DC electrical characteristics	58
Table 43. OTGFS electrical characteristics	58
Table 44. ADC characteristics	59
Table 45. $R_{AIN}$ max for $f_{ADC} = 14$ MHz	60
Table 46. $R_{AIN}$ max for $f_{ADC} = 28$ MHz	60
Table 47. ADC accuracy	60
Table 48. Internal reference voltage characteristics	61
Table 49. Temperature sensor characteristics	62
Table 50. CMP characteristics	63
Table 51. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data	65
Table 52. LQFP64 – 7 x 7 mm 64 pin low-profile quad flat package mechanical data	67
Table 53. LQFP48 – 7 x 7 mm 48 pin low-profile quad flat package mechanical data	69
Table 54. QFN48 – 6 x 6 mm 48 pin quad flat no-leads package mechanical data	71
Table 55. QFN32 – 4 x 4 mm 32 pin quad flat no-leads package mechanical data	73
Table 56. Package thermal characteristics	74
Table 57. AT32F415 series part numbering	75
Table 58. Document revision history	76



## List of figures

Figure 1. AT32F415 block diagram	12
Figure 2. AT32F415 LQFP64 pinout	23
Figure 3. AT32F415 LQFP48 pinout	24
Figure 4. AT32F415 QFN48 pinout	24
Figure 5. AT32F415 QFN32 pinout	25
Figure 6. Memory map	30
Figure 7. Power supply scheme	31
Figure 8. Power on reset and low voltage reset waveform	35
Figure 9. Typical current consumption in Deepsleep mode with LDO in run mode vs. temperature at different V <sub>DD</sub>	40
Figure 10. Typical current consumption in Deepsleep mode with LDO in low-power mode vs. temperature at different V <sub>DD</sub>	41
Figure 11. Typical current consumption in Standby mode vs. temperature at different $V_{\text{DD}}$	41
Figure 12. Typical current consumption on $V_{\text{BAT}}$ with LEXT and ERTC on vs. temperature at	
different V <sub>BAT</sub> values	42
Figure 13. HEXT typical application with an 8 MHz crystal	44
Figure 14. HEXT external source AC timing diagram	45
Figure 15. LEXT typical application with a 32.768 kHz crystal	46
Figure 16. LEXT external source AC timing diagram	47
Figure 17. HICK clock frequency accuracy vs. temperature	48
Figure 18. Recommended NRST pin protection	52
Figure 19. SPI timing diagram - slave mode and CPHA = 0	54
Figure 20. SPI timing diagram - slave mode and CPHA = 1	54
Figure 21. SPI timing diagram - master mode	54
Figure 22. I <sup>2</sup> S slave timing diagram (Philips protocol)	55
Figure 23. I <sup>2</sup> S master timing diagram (Philips protocol)	56
Figure 24. SDIO high-speed mode	57
Figure 25. SD default mode	57
Figure 26. OTGFS timings: definition of data signal rise and fall time	58
Figure 27. ADC accuracy characteristics	61
Figure 28. Typical connection diagram using the ADC	61
Figure 29. V <sub>TS</sub> vs. temperature	62
Figure 30. CMP hysteresis	63



Figure 31. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline	64
Figure 32. LQFP64 – 7 x 7 mm 64 pin low-profile quad flat package outline	66
Figure 33. LQFP48 – 7 x 7 mm 48 pin low-profile quad flat package outline	68
Figure 34. QFN48 – 6 x 6 mm 48 pin quad flat no-leads package outline	70
Figure 35. QFN32 – 4 x 4 mm 32 pin quad flat no-leads package outline	72
Figure 36. Marking example	73



### 1 Descriptions

The AT32F415 is based on the high-performance ARM® Cortex®-M4 32-bit RISC core running up to 150 MHz. The Cortex®-M4 core features a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The AT32F415 incorporates high-speed embedded memories (up to 256 KBytes of internal Flash memory and 32 KBytes of SRAM), enhanced GPIOs and peripherals connected to two APB buses. Any block of the embedded Flash memory can be protected by the "sLib", functioning as a security area with code-executable only.

The AT32F415 offers one 12-bit ADC, two analog comparators (CMP), five general-purpose 16-bit timers, two 32-bit general-purpose timer, and one advanced timer. It supports standard and advanced communication interfaces: up to two I<sup>2</sup>Cs, two SPIs (both multiplexed as I<sup>2</sup>Ss), five USARTs, one SDIO, one OTGFS interface and one CAN.

The AT32F415 operates in the -40 to +105 °C temperature range, with a power supply from 2.6 to 3.6 V. A comprehensive set of power-saving modes meet the requirements of low-power applications.

The AT32F415 offers devices in various packages. Depending on the different packages, the pinto-pin is completely compatible among devices, and also the software and functionality. Only different sets of peripherals are included.



Table 2. AT32F415 features and peripheral counts

Part Number		AT32F415 xxU7-4			AT32	F415 U7		AT32F415 xxT7			AT32F415 xxT7-7			AT32F415 xxT7		
		K8	KB	KC	СВ	CC	C8	СВ	СС	R8	RB	RC	R8	RB	RC	
СР	U frequency (MHz)							15	50							
	Flash (KBytes)		128	256	128	256	64	128	256	64	128	256	64	128	256	
SRAM (KBytes)								3	2			•	ı			
	Advanced		1			1		1			1			1		
	32-bit general- purpose		2		4	2		2			2			2		
ers	16-bit general- purpose		5		ţ	5		5			5			5		
Timers	SysTick	1			,	1		1			1			1		
	WDT	1			,	1		1			1		1			
	WWDT	1			1		1		1		1					
	ERTC	1			1		1			1			1			
	I <sup>2</sup> C		2			2		2			2			2		
tion	SPI/I <sup>2</sup> S	2/2 <sup>(1)</sup>			2/2 <sup>(1)</sup>		2/2 <sup>(1)</sup>			2/2		2/2				
Communication	USART + UART	2 + 0			3 + 0		3 + 0			3 + 2			3 + 2			
nmu	SDIO	1 <sup>(2)</sup>			1 <sup>(2)</sup>		1 <sup>(2)</sup>		1			1				
Con	OTGFS	1			•	1	1			1			1			
	CAN	1			,	1	1		1			1				
g	12-bit ADC							1	l							
Analog	numbers/ channels		10		1	0	10		16		16					
Α	Comparator							2	2							
	GPIO		27			9	39		55			55				
	Operating temperatures							-40 to +	-105 °C							
	Packages		QFN32 x 4 mr			N48 5 mm		QFP48 x 7 mr			_QFP6 ′ x 7 mi			QFP64 x 10 m		

<sup>(1)</sup> Only I<sup>2</sup>S1 exists MCK pin on LQFP48, QFN48, and QFN32 packages.
(2) SDIO1 supports maximum 4-bit (D0~D3) mode on LQFP48, QFN48, and QFN32 packages.



### 2 Functionality overview

### 2.1 ARM® Cortex®-M4

The ARM Cortex®-M4 processor is the latest generation of ARM processor for embedded systems. It is a 32-bit RISC processor that features exceptional code efficiency, outstanding computational performance and advanced response to interrupts. The processor supports a set of DSP instructions that enable efficient signal processing and complex algorithm execution. *Figure 1* shows the general block diagram of the AT32F415.




Figure 1. AT32F415 block diagram



### 2.2 Memory

### 2.2.1 Flash memory

Up to 256 KBytes of embedded Flash is available for storing programs and data. User can configure any part of the embedded Flash memory protected by the sLib, functioning as a security area with code-executable only but non-readable. "sLib" is a mechanism that protects the intelligence of solution vendors and facilitates the second-level development by customers.

There is another 18-KByte boot code area in which the bootloader is stored.

A User System Data block is included, which is used as configuration of the hardware behaviors such as read/erase/write protection and watchdog self-enable. User System Data allows to set erase/write and read protection individually.

### 2.2.2 Memory protection unit (MPU)

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area consists of up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory. The MPU is especially suited to the applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system).

### 2.2.3 Embedded SRAM

32 KBytes of embedded SRAM (read/write) is accessible at CPU clock speed with 0 wait states.

### 2.3 Interrupts

### 2.3.1 Nested vectored interrupt controller (NVIC)

The AT32F415 embeds a nested vectored interrupt controller that is able to manage 16 priority levels and handle maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M4. This hardware block provides flexible interrupt management features with minimal interrupt latency.

### 2.3.2 External interrupts (EXINT)

The external interrupt (EXINT), which is connected directly with NVIC, consists of 23 edge detector lines used to generate interrupt requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The external interrupt lines connects up to 16 GPIOs.



### 2.4 Power control (PWC)

### 2.4.1 Power supply schemes

- V<sub>DD</sub> = 2.6~3.6 V: used as an external power supply for GPIOs and the internal block such as the internal regulator (LDO), etc..
- $V_{DDA} = 2.6 \sim 3.6 \text{ V}$ : used as an external analog power supply for ADC and CMP.  $V_{DDA}$  and  $V_{SSA}$  must be the same voltage potential as  $V_{DD}$  and  $V_{SS}$ , respectively.
- V<sub>BAT</sub> = 1.8~3.6 V: V<sub>BAT</sub> pin can supply V<sub>BAT</sub> domain from the external battery or super capacity, or from V<sub>DD</sub> without the external battery or super capacity. V<sub>BAT</sub> (through power switch) supplies for ERTC, external crystal 32 kHz (LEXT), and battery powered registers (BPR) when V<sub>DD</sub> is not present.

### 2.4.2 Reset and power voltage monitoring (POR / LVR / PVM)

The device has an integrated power-on reset (POR)/low voltage reset (LVR) circuitry. It is always active and allows proper operation starting from 2.6 V. The device remains in reset mode when  $V_{DD}$  goes below a specified threshold ( $V_{LVR}$ ), without the need for an external reset circuit.

The device embeds a power voltage monitor (PVM) that monitors the  $V_{DD}$  power supply and compares it to the  $V_{PVM}$  threshold. An interrupt can be generated when  $V_{DD}$  drops below the  $V_{PVM}$  threshold and/or when  $V_{DD}$  rises above the  $V_{PVM}$  threshold. The PVM is enabled by software.

### 2.4.3 Voltage regulator (LDO)

The LDO has three operating modes: normal, low-power, and power down.

- Normal mode is used in Run/Sleep mode and can be used in Deepsleep mode;
- Low-power mode can be used in Deepsleep mode;
- Power down mode is used in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down but the contents of the registers and SRAM are lost.

This LDO operates always in its normal mode after reset.

### 2.4.4 Low-power modes

The AT32F415 supports three low-power modes:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Deepsleep mode

Deepsleep mode achieves the lowest power consumption while holding the content of SRAM and registers. All clocks in the LDO power domain are stopped, disabling the PLL, the HICK clock and the HEXT crystal. The voltage regulator can also be put in normal or low-power mode.

The device can be woken up from Deepsleep mode by any of the EXINT line. The EXINT line source can be one of the 16 external lines, the PVM output, an ERTC alarm, the OTGFS or the CMP wakeup.



#### Standby mode

The Standby mode is used to acquire the lowest power consumption. The internal voltage regulator is switched off so that the entire LDO power domain is powered off. The PLL, the HICK clock and the HEXT crystal are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the BPR domain and Standby circuitry. The device exits Standby mode when an external reset (NRST pin), a WDT reset, a rising edge on the WKUP pin, or an ERTC alarm occurs.

mode.

Note:

ERTC, WDT, and the corresponding clock sources are not stopped by entering Deepsleep or Standby

#### 2.5 **Boot modes**

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory;
- Boot from boot code area:
- Boot from embedded SRAM.

The bootloader is stored in boot code area. It is used to reprogram the Flash memory through USART1, USART2, and OTGFS1. Table 3 provides the pin configurations for Bootloader.

Interface	Pins
LICADT4	PA9: USART1_TX
USART1	PA10: USART1_RX <sup>(1)</sup>
LICARTO	PA2: USART2_TX <sup>(1)</sup>
USART2	PA3: USART2_RX <sup>(1)</sup>
OTG1FS1	PA11: OTGFS1_D-
Oldirsi	PA12: OTGFS1_D+

Table 3. Pin configurations for Bootloader

#### 2.6 Clocks

The internal 48 MHz clock (HICK) through a divided-by-6 divider (8 MHz) is selected as the default CPU clock after any reset. An external 4 to 25 MHz clock (HEXT) can be selected, in which case it is monitored for failure. If a failure is detected, HEXT will be switched off and the system automatically switches back to the internal HICK. A software interrupt is generated. Similarly, the system take the same action once HEXT fails when it is used as the source of PLL.

Several prescalers are used for the configuration of the AHB and the APB (APB1 and APB2) frequency. The maximum frequency of the AHB domain is 150 MHz. The maximum frequency of the APB domains are 75 MHz.

<sup>(1)</sup> Note that pins used are not 5 V tolerant.



### 2.7 General-purpose input / output (GPIO)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (floating with or without pull-up or pull-down), or as multiple function. Most of the GPIO pins are shared with digital or analog multiple functions. All GPIOs are high current-capable.

The GPIO's configuration can be locked, if needed, in order to avoid false writing to the GPIO's registers by following a specific sequence.

### 2.8 Remapping capability

This feature allows the use of a maximum number of peripherals in a given application. Indeed, alternate functions are available not only on the default pins but also on other specific pins onto which they are remappable. This has the advantage of making board design and port usage much more flexible.

For details refer to *Table 5*, it shows the list of remappable alternate functions and the pins onto which they can be remapped. See the AT32F415 reference manual for software considerations.

### 2.9 Direct Memory Access Controller (DMA)

AT32F415 features 14-channel general-purpose DMAs (7 channels for DMA1 and 7 channels for DMA2) that is able to manage memory-to-memory, peripheral-to-memory, and memory-to-peripheral transfers. These DMA channels can be connected to peripherals for the purpose of flexible mapping.

The DMA controller supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI and I<sup>2</sup>S, I<sup>2</sup>C, USART, advanced and general-purpose timers TMRx (except TMR9~11), SDIO, and ADC.



### 2.10 Timers (TMR)

The AT32F415 device includes an advanced timer, up to 7 general-purpose timers and a SysTick timer.

The table below compares the features of the advanced and general-purpose timers.

Counter Counter **Prescaler DMA** request Capture/compare Complementary Timer **Type** resolution factor generation channels outputs type Any integer Up, down, Advanced TMR1 16-bit 3 between 1 Yes 4 up/down and 65536 Any integer TMR2 Up, down, 32-bit between 1 Yes 4 No TMR5 up/down and 65536 Any integer TMR3 Up, down, 16-bit between 1 Yes 4 No TMR4 up/down Generaland 65536 purpose Any integer TMR9 2 16-bit Up between 1 No No and 65536 Any integer TMR<sub>10</sub> 16-bit Up between 1 No 1 No TMR11 and 65536

Table 4. Timer feature comparison

### 2.10.1 Advanced timer (TMR1)

The advanced timer (TMR1) can be seen a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The 4 independent channels can be used for:

- Input capture.
- Output compare.
- PWM generation (edge or center-aligned modes).
- One-cycle mode output.

If configured as a standard 16-bit timer, it has the same features as that of the TMRx timer. If configured as a 16-bit PWM generator, it boasts full modulation capability (0 to 100%).

In debug mode, the advanced timer counter can be frozen and the PWM outputs disabled to turn off any power switch driven by these outputs.

Many features are shared with those of the general-purpose TMRs which have the same architecture. Thus the advanced timer can work together with the general-purpose TMR timers via the link feature for synchronization or event chaining.



### 2.10.2 General-purpose timers (TMRx)

Up to 7 synchronizable general-purpose timers are available in the AT32F415.

#### • TMR2, TMR3, TMR4, and TMR5

The TMR2 and TMR5 timers are based on a 32-bit auto-reload up/down counter and a 16-bit prescaler. The TMR3 and TMR4 timers are based on a 16-bit auto-reload up/down counter and a 16-bit prescaler. They can offer four independent channels on the largest packages. Each channel can be used for input capture/output compare, PWM or one-cycle mode outputs.

These general-purpose timers can work with the advanced timers via the link feature for synchronization or event chaining. In debug mode, their counters can be frozen. Any of these general-purpose timers can be used for the generation of PWM output. Each timer has its individual DMA request mechanism.

They are capable of handling incremental quadrature encoder signals and the digital outputs coming from 1 to 3 hall-effect sensors.

#### TMR9

TMR9 is based on a 16-bit auto-reload upcounter, a 16-bit prescaler, and two independent channels for input capture/output compare, PWM, or one-cycle mode output. It can be synchronized with the full-featured general-purpose timers. It can also be used as simple time bases.

#### TMR10 and TMR11

These timers are based on a 16-bit auto-reload upcounter, a 16-bit prescaler, and one independent channel for input capture/output compare, PWM, or one-cycle mode output. They can be synchronized with the full-featured general-purpose timers. They can also be used as simple time bases.

### 2.10.3 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. Its features include:

- A 24-bit down counter.
- Auto-reload capability.
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source.

### 2.11 Watchdog (WDT)

The watchdog consists of a 12-bit downcounter and 8-bit prescaler. It is clocked by an independent internal LICK clock. As it operates independently from the main clock, it can operate in Deepsleep and Standby modes. It can be used either as a watchdog to reset the device when an error occurs, or as a free running timer for application timeout management. It is self-enabling or not configurable through the User System Data. The counter can be frozen in debug mode.



### 2.12 Window watchdog (WWDT)

The window watchdog embeds a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when an error occurs. It is clocked by the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

# 2.13 Enhanced real-time clock (ERTC) and battery powered registers (BPR)

The battery powered domain includes:

- Enhanced real-time clock (ERTC).
- Twenty 32-bit battery powered registers.

The enhanced real-time clock (ERTC) is an independent BCD timer/counter. It supports the following features:

- Calendar with second, minute, hour (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- The sub-seconds value is also available in binary format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms and one periodic wakeup from Deepsleep or Standby mode.
- To compensate quartz crystal inaccuracy, ERTC can be calibrated via a 512 Hz external output.

The alarm registers are used to generate an alarm at a specific time whereas the calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours. Other 32-bit registers also feature programmable sub-second, second, minute, hour, week day and date.

A 20-bit prescaler is used as a time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

The battery powered registers (BPR) are 32-bit registers used to store 80 bytes of user application data. Battery powered registers are not reset by a system, or when the device wakes up from the Standby mode.

ERTC and BPR are powered through a power switch. When  $V_{DD}$  exists, the switch selects  $V_{DD}$  as power supply, or  $V_{BAT}$  is used as supply source.



### 2.14 Communication interfaces

## 2.14.1 Serial peripheral interface (SPI) / Inter-integrated sound interface (I<sup>2</sup>S)

There are up to two SPIs able to communicate at up to 36 Mbits/s in slave and master modes in half-duplex mode. The 3-bit prescaler generates eight master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD card/MMC/SDHC modes. Both SPIs can be served by the DMA controller.

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI) are available, which can be operated in master or slave mode in half-duplex mode. These interfaces can be configured to operate with 16/24/32 bit resolution, as input or output channels. Audio sampling frequencies ranges from 8 kHz up to 192 kHz. When I<sup>2</sup>S configured in master mode, the master clock can be output to the external 256 times sampling frequency. Both I<sup>2</sup>Ss can use the DMA controller.

## 2.14.2 Universal synchronous / asynchronous receiver transmitters (USART)

The AT32F415 embeds three universal synchronous/asynchronous receiver transmitters (USART1, USART2, and USART3) and two universal asynchronous receiver transmitters (UART4 and UART5).

These five interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode, and have LIN Master/Slave capability. USART1, USART2, and USART3 also offer hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller except for UART5.

All interfaces are able to communicate at a speed of up to 4.6875 Mbit/s.

### 2.14.3 Inter-integrated-circuit interface (I<sup>2</sup>C)

Two I<sup>2</sup>C bus interfaces can operate in multi-master and slave modes. They can support standard mode (max. 100 kHz) and fast mode (max. 400 kHz) The I<sup>2</sup>C bus frequency can be increased up to 1 MHz. For more details, please contact your local Artery sales office for technical support.

They support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is included. They can be served by DMA and they support SMBus 2.0/PMBus.



### 2.14.4 Secure digital input/output interface (SDIO)

One SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different data bus modes: 1-bit (default), 4-bit and 8-bit. The interface allows data transfer at up to 48 MHz in 8-bit mode, and is compliant with SD Memory Card Specifications Version 2.0.

The two different data bus modes supported in the SDIO Card Specification Version 2.0 are: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

Apart from SD/SDIO/MMC, this interface is also fully compliant with the CE-ATA digital protocol Rev1.1.

### 2.14.5 Controller area network (CAN)

The controller area network (CAN) is compliant with specifications 2.0A and 2.0B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages, and 14 scalable filter banks. It also has dedicated 256 Bytes of SRAM, which is not shared with any other peripheral.

### 2.14.6 Universal serial bus On-The-Go full-speed (OTGFS)

The AT32F415 embeds one OTG full-speed (12 Mb/s) device/host peripheral. The OTGFS peripheral is compliant with the USB 2.0 specification and OTG 1.3 specification. It has software-configurable endpoint setting and supports suspend/resume. The OTGFS controller requires a dedicated 48 MHz clock that is generated by a PLL.

OTGFS has the major features such as:

- 1280 KBytes of SRAM (not shared with any other peripheral).
- 4 bi-directional endpoints support number 0 through 3; starting from Silicon reversion code C, the firmware supports endpoint number 3 configurable as endpoint number 4.
- 8 channels (host mode).
- SOF output.
- In accordance with the USB 2.0 Specification, the supported transfer speeds are:
  - In Host mode: full-speed and low speed.
  - In Device mode: full-speed.

### 2.15 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word using a fixed generator polynomial. Among other applications, CRC-based techniques are used to verify data transmission or storage integrity.



### 2.16 Analog-to-digital converter (ADC)

One 12-bit analog-to-digital converters (ADC) is embedded into AT32F415 device. It supports conversions in single mode or sequential mode. This ADC also shares up to 16 external channels and two internal channels, with the internal channels connected to the temperature sensor ( $V_{TS}$ ) and the internal reference voltage ( $V_{INTRV}$ ), respectively. In sequential mode, automatic conversion is performed on a selected group of analog inputs.

This ADC can be served by the DMA controller.

A voltage monitor feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is above the programmed thresholds.

The events generated by the general-purpose timers (TMRx) and advanced timer (TMR1) can be cascaded to the regular conversion and preempted conversion of ADC, respectively. ADC conversion can be synchronized with clocks through the application program.

### 2.16.1 Temperature sensor (V<sub>TS</sub>)

The temperature sensor has to generate a voltage VTS that varies linearly with temperature. The temperature sensor is internally connected to the ADC1\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The offset of this line varies from chip to chip due to process variation. The internal temperature sensor is more suited to applications that detect temperature variations instead of absolute temperatures. If accurate temperature readings are needed, an external temperature sensor part should be used.

### 2.16.2 Internal reference voltage (V<sub>INTRV</sub>)

The internal reference voltage (V<sub>INTRV</sub>) provides a stable voltage output for the ADC. V<sub>INTRV</sub> is internally connected to the ADC1 IN17 channel.

### 2.17 Comparator (CMP)

The AT32F415 embeds two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis, speed, selectable output polarity.

The reference voltage can be one of the following:

- External I/O;
- Internal reference voltage (V<sub>INTRV</sub>) or its submultiple (1/4, 1/2, 3/4).

The comparator can wake up Deepsleep mode, and also can generate interrupts and breaks for timers and can be also combined into a window comparator.

### 2.18 Debug: serial wire debugger (SWD) / JTAG interfaces

The ARM®SWD/JTAG interface is embedded in the AT32F415 device. It is a serial wire debug interface that enables a serial wire debugger or a JTAG probe to be connected to the target for programming and debugging. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK.



### 3 Pin functional definitions

Figure 2. AT32F415 LQFP64 pinout






Figure 3. AT32F415 LQFP48 pinout






Figure 4. AT32F415 QFN48 pinout



2022.2.14 24 Ver 2.00



Figure 5. AT32F415 QFN32 pinout





The table below is the pin definition of the AT32F415. "-" represents that there is no such pinout on the related package. The multi-functions list follows priority from high to low. In principle, the analog signals have higher priority than the digital signals, and the digital output signals have higher priority than the digital input signals.

Table 5. AT32F415 series pin definitions

Pir	numb	oer			62		Alternate functions <sup>(3)</sup>			
QFN32	LQFP48/ QFN48	LQFP64	Pin name	Type <sup>(1)</sup>	10 level <sup>(2)</sup>	Main function	Default	Remap		
-	1	1	$V_{BAT}$	S	-	$V_{BAT}$	-	-		
-	2	2	PC13 <sup>(4)</sup>	9	ı	PC13	TAMPER-RTC <sup>(5)</sup>	-		
-	3	3	PC14 <sup>(4)</sup>	9	ı	PC14	LEXT_IN <sup>(5)</sup>	-		
-	4	4	PC15 <sup>(4)</sup>	I/O	•	PC15	LEXT_OUT <sup>(5)</sup>	-		
2	5	5	PD0 <sup>(6)</sup>	I/O	-	HEXT_IN	HEXT_IN	PD0		
3	6	6	PD1 <sup>(6)</sup>	I/O	-	HEXT_OUT	HEXT_OUT	PD1		
4	7	7	NRST	I/O	-	NRST	-	-		
-	-	8	PC0	I/O	-	PC0	ADC1_IN10	SDIO1_D0		
-	-	9	PC1	I/O	-	PC1	ADC1_IN11	SDIO1_D1		
-	-	10	PC2	I/O	-	PC2	ADC1_IN12	SDIO1_D2		
-	-	11	PC3	I/O	-	PC3	ADC1_IN13	SDIO1_D3		
-	8	12	V <sub>SSA</sub> / V <sub>REF</sub> -	S	-	V <sub>SSA</sub> / V <sub>REF-</sub>	-	-		
5	9	13	V <sub>DDA</sub> / V <sub>REF+</sub>	S	-	V <sub>DDA</sub> / V <sub>REF+</sub>	-	-		
6	10	14	PA0-WKUP	I/O	-	PA0	ADC1_IN0 / WKUP /	TMR1_EXT		
7	11	15	PA1	I/O	-	PA1	ADC1_IN1 / CMP1_INP1 / USART2_RTS / TMR2_CH2 <sup>(7)</sup> / TMR5_CH2 <sup>(7)</sup>	-		
8	12	16	PA2	I/O	-	PA2	ADC1_IN2 / CMP2_OUT <sup>(7)</sup> / CMP2_INP2 / CMP2_INM6 / USART2_TX / TMR2_CH3 <sup>(7)</sup> / TMR5_CH3 / TMR9_CH1 <sup>(7)</sup>	SDIO1_CK		
9	13	17	PA3	I/O	-	PA3	ADC1_IN3 / CMP2_INP1 / USART2_RX / TMR2_CH4 <sup>(7)</sup> / TMR5_CH4 / TMR9_CH2 <sup>(7)</sup>	SDIO1_CMD		
-	-	18	PF4	I/O	FT	PF4	-	UART4_TX / TMR5_CH1		
-	-	19	PF5	I/O	FT	PF5	-	UART4_RX / TMR5_CH2		
10	14	20	PA4	I/O	-	PA4	ADC1_IN4 / CMP1_INM4 / CMP2_INM4 / USART2_CK / SPI1_CS <sup>(7)</sup> / I2S1_WS <sup>(7)</sup>	SDIO1_D4 / SDIO1_D0		
11	15	21	PA5	I/O	1	PA5	ADC1_IN5 / CMP1_INP0 / CMP1_INM5 / CMP2_INM5 / SPI1_SCK <sup>(7)</sup> / I2S1_CK <sup>(7)</sup>	USART3_CK / SDIO1_D5 / SDIO1_D1		
12	16	22	PA6	I/O	-	PA6	ADC1_IN6 / SPI1_MISO <sup>(7)</sup> / TMR3_CH1 <sup>(7)</sup>	CMP1_OUT / USART3_RX / SDIO1_D6 / SDIO1_D2 / TMR1_BRK / TMR10_CH1		



Pir	n numb	oer			(2		Alternate functions <sup>(3)</sup>					
QFN32	LQFP48/ QFN48	LQFP64	Pin name	Type <sup>(1)</sup>	IO level <sup>(2)</sup>	Main function	Default	Remap				
13	17	23	PA7	I/O	-	PA7	ADC1_IN7 / CMP2_INP0 / SPI1_MOSI <sup>(7)</sup> / I2S1_SD <sup>(7)</sup> / TMR3_CH2 <sup>(7)</sup>	CMP2_OUT / USART3_TX / SDIO1_D7 / SDIO1_D3 / TMR1_CH1C / TMR11_CH1				
-	-	24	PC4	I/O	-	PC4	ADC1_IN14	SDIO1_CK				
-	-	25	PC5	I/O	-	PC5	ADC1_IN15	SDIO1_CMD				
14	18	26	PB0	I/O	-	PB0	ADC1_IN8 / I2S1_MCK <sup>(7)</sup> / TMR3_CH3 <sup>(7)</sup>	USART3_RTS / TMR1_CH2C				
15	19	27	PB1	I/O	-	PB1	ADC1_IN9 / TMR3_CH4 <sup>(7)</sup>	USART3_CTS / TMR1_CH3C				
16	20	28	PB2	I/O	FT	PB2/ BOOT1 <sup>(8)</sup>	-	-				
-	21	29	PB10	I/O	FT	PB10	I2C2_SCL <sup>(7)</sup> / USART3_TX <sup>(7)</sup>	TMR2_CH3				
-	22	30	PB11	I/O	FT	PB11	I2C2_SDA <sup>(7)</sup> / USART3_RX <sup>(7)</sup>	TMR2_CH4				
-	23	31	Vss	S	-	Vss	-	-				
17	24	32	$V_{DD}$	S	-	$V_{DD}$	-	-				
-	25	33	PB12	I/O	FT	PB12	USART3_CK <sup>(7)</sup> / I2C2_SMBA <sup>(7)</sup> / SPI2_CS <sup>(7)</sup> / I2S2_WS <sup>(7)</sup> / TMR1_BRK <sup>(7)</sup>	-				
-	26	34	PB13	1/0	FT	PB13	TMR1_CH1C <sup>(7)</sup> / USART3_CTS <sup>(7)</sup> / SPI2_SCK <sup>(7)</sup> / I2S2_CK <sup>(7)</sup>	-				
-	27	35	PB14	I/O	FT	PB14	TMR1_CH2C <sup>(7)</sup> / USART3_RTS <sup>(7)</sup> / SPI2_MISO <sup>(7)</sup>	TMR9_CH1				
-	28	36	PB15	I/O	FT	PB15	TMR1_CH3C <sup>(7)</sup> / ERTC_REFIN SPI2_MOSI <sup>(7)</sup> / I2S2_SD <sup>(7)</sup>	TMR9_CH2				
-	-	37	PC6	I/O	FT	PC6	I2S2_MCK <sup>(7)</sup> / SDIO1_D6 <sup>(7)</sup>	TMR1_CH1 / TMR3_CH1				
-	-	38	PC7	I/O	FT	PC7	SDIO1_D7 <sup>(7)</sup>	I2S2_MCK / TMR1_CH2 / TMR3_CH2				
-	-	39	PC8	I/O	FT	PC8	SDIO1_D0 <sup>(7)</sup>	TMR1_CH3 / TMR3_CH3				
-	-	40	PC9	I/O	FT	PC9	SDIO1_D1 <sup>(7)</sup>	I2C2_SDA / TMR1_CH4 / TMR3_CH4				
18	29	41	PA8	I/O	FT	PA8	OTGFS1_SOF / CLKOUT / USART1_CK / TMR1_CH1	I2C2_SCL				
19	30	42	PA9	I/O	FT	PA9	OTGFS1_VBUS <sup>(9)</sup> / USART1_TX <sup>(7)</sup> / TMR1_CH2	I2C2_SMBA				
20	31	43	PA10	I/O	-	PA10	OTGFS1_ID / USART1_RX <sup>(7)</sup> / TMR1_CH3	-				
21	32	44	PA11	I/O	-	PA11	OTGFS1_D- / USART1_CTS / CAN1_RX <sup>(7)</sup> / TMR1_CH4	CMP1_OUT				
22	33	45	PA12	I/O	-	PA12	OTGFS1_D+ / USART1_RTS / CAN1_TX <sup>(7)</sup> / TMR1_EXT	CMP2_OUT				
23	34	46	PA13	I/O	FT	JTMS- SWDIO	-	PA13				
-	35	47	PF6	I/O	FT	PF6	-	I2C1_SCL / I2C2_SCL				
-	36	48	PF7	I/O	FT	PF7	-	I2C1_SDA / I2C2_SDA				
24	37	49	PA14	I/O	FT	JTCK- SWCLK	-	PA14				



Pin number				2)		Alternate fun	ctions <sup>(3)</sup>	
QFN32	LQFP48/ QFN48	LQFP64	Pin name	Type <sup>(1)</sup>	IO level <sup>(2)</sup>	Main function	Default	Remap
25	38	50	PA15	I/O	FT	JTDI	-	PA15 / SPI1_CS / I2S1_WS / SPI2_CS / I2S2_WS / TMR2_CH1 / TMR2_EXT
-	-	51	PC10	I/O	FT	PC10	UART4_TX <sup>(7)</sup> / SDIO1_D2 <sup>(7)</sup>	USART3_TX
-	-	52	PC11	I/O	FT	PC11	UART4_RX <sup>(7)</sup> / SDIO1_D3 <sup>(7)</sup>	USART3_RX
-	-	53	PC12	I/O	FT	PC12	UART5_TX / SDIO1_CK <sup>(7)</sup>	USART3_CK
-	1	54	PD2	I/O	FT	PD2	UART5_RX / SDIO1_CMD <sup>(7)</sup> / TMR3_EXT	-
26	39	55	PB3	I/O	FT	JTDO	-	PB3 / SWO / SPI1_SCK / I2S1_CK / SPI2_SCK / I2S2_CK / TMR2_CH2
27	40	56	PB4	I/O	FT	NJTRST	-	PB4 / SPI1_MISO / SPI2_MISO / I2C2_SDA / TMR3_CH1
28	41	57	PB5	I/O	FT	PB5	I2C1_SMBA	SPI1_MOSI / I2S1_SD / SPI2_MOSI / I2S2_SD / TMR3_CH2
29	42	58	PB6	I/O	FT	PB6	I2C1_SCL <sup>(7)</sup> / TMR4_CH1	USART1_TX / I2S1_MCK
30	43	59	PB7	I/O	FT	PB7	I2C1_SDA <sup>(7)</sup> / TMR4_CH2	USART1_RX
31	44	60	воото	I	-	воото	-	-
32	45	61	PB8	I/O	FT	PB8	SDIO1_D4 <sup>(7)</sup> / TMR4_CH3 / TMR10_CH1 <sup>(7)</sup>	I2C1_SCL / CAN1_RX
-	46	62	PB9	I/O	FT	PB9	SDIO1_D5 <sup>(7)</sup> / TMR4_CH4 / TMR11_CH1 <sup>(7)</sup>	I2C1_SDA / CAN1_TX
-	47	63	V <sub>SS</sub>	S	-	V <sub>SS</sub>	-	-
1	48	64	$V_{DD}$	S	-	$V_{DD}$	-	-
-	-/49	ı	V <sub>SS</sub>	S	-	V <sub>SS</sub>	-	-
33	-	-	V <sub>SS</sub> / V <sub>SSA</sub> /V <sub>REF-</sub>	S	1	V <sub>SS</sub> / V <sub>SSA</sub> /V <sub>REF</sub> -	-	-

- (1) I = input, O = output, S = supply.
- (2) FT = 5 V-tolerant GPIO.
- (3) If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding CRM peripheral clock enable register). Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripheral that is included. For example, if a device has only two USARTs, they will be called USART1 and USART2. Refer to *Table 2*.
- (4) PC13, PC14, and PC15 are supplied through the power switch. Since the switch only sources a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited not to be used as a current source (e.g. to drive an LED).
- (5) Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset).
- (6) The pins number 5 and 6 of the LQFP64, LQFP48, and QFN48 packages and the pins number 2 and 3 of the QFN32 packages are configured as HEXT\_IN/HEXT\_OUT after reset, the functionality of PD0 and PD1 can be remapped by software on these pins.

2022.2.14 28 Ver 2.00




- (7) This alternate function can be remapped by software to some other port pins (if available on the used package).
- (8) If booting from user Flash is selected and PB2 is not used, PB2 is suggested to be externally pulled down.
- (9) When OTGFS1 is used and configured as device mode, PA9 should keep high level. Its GPIO and other alternative functions could not be used. Starting from Silicon reversion C, there is no such limitation as above.

2022.2.14 29 Ver 2.00



### 4 Memory mapping

Figure 6. Memory map





### 5 Electrical characteristics

### 5.1 Test conditions

### 5.1.1 Minimum and maximum values

The minimum and maximum values are obtained in the worst conditions. Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

### 5.1.2 Typical values


Typical data are based on  $T_A = 25$  °C,  $V_{DD} = 3.3$  V.

### 5.1.3 Typical curves

All typical curves are provided only as design guidelines and are not tested.

### 5.1.4 Power supply scheme

Figure 7. Power supply scheme





### 5.2 Absolute maximum values

### 5.2.1 Ratings

If stresses were out of the absolute maximum ratings listed in *Table 6*, *Table 7*, and *Table 8*, it may cause permanent damage to the device. These are the maximum stresses only that the device could withstand, but the functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

**Table 6. Voltage characteristics** 

Symbol	Description	Min	Max	Unit
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{\text{DDA}}$ and $V_{\text{DD}})$	-0.3	4.0	V
V	Input voltage on FT GPIO	V <sub>SS</sub> -0.3	6.0	V
V <sub>IN</sub>	Input voltage on any other GPIO	V <sub>SS</sub> -0.3	4.0	
$ \Delta V_{DDx} $	Variations between different V <sub>DD</sub> power pins	-	50	m\/
V <sub>SSx</sub> -V <sub>SS</sub>	Variations between all the different ground pins	-	50	mV

**Table 7. Current characteristics** 

Symbol	Description	Max	Unit
I <sub>VDD</sub>	External main supply voltage (including V <sub>DDA</sub> and V <sub>DD</sub> )	150	
I <sub>VSS</sub>	Total current out of V <sub>SS</sub> ground lines (sink)	150	mA
l	Output current sunk by any GPIO and control pin	25	IIIA
lio	Output current source by any GPIOs and control pin	-25	

#### **Table 8. Thermal characteristics**

Symbol	Description	Value	Unit
T <sub>STG</sub>	Storage temperature range	-60 ~ +150	°C
TJ	Maximum junction temperature	125	,



### 5.2.2 Electrical sensitivity

Based on three different tests (HBM, CDM, and LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges are applied to the pins of each sample according to each pin combination. This test is in accordance with the JS-001-2017/JS-002-2018 standard.

Table 9. ESD values

Symbol	Parameter	Conditions	Class	Min <sup>(1)</sup>	Unit
\/=== (\)===	Electrostatic discharge voltage	T <sub>A</sub> = +25 °C,	3A	±5000	
VESD(HBM)	(human body model)	conforming to JS-001-2017	SA		\/
Vencioni	Electrostatic discharge voltage	T <sub>A</sub> = +25 °C,	III	±1000	] V
VESD(CDM)	(charge device model)	conforming to JS-002-2018	111		

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

#### Static latch-up

Tests compliant with EIA/JESD78E IC latch-up standard are required to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin;
- A current injection is applied to each input, output and configurable GPIO pin.

Table 10. Latch-up values

Symbol	Parameter	Conditions	Level/Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C, conforming to EIA/JESD78E	II level A (±200 mA)



### 5.3 Specifications

### 5.3.1 General operating conditions

**Table 11. General operating conditions** 

Symbol	Parameter	Conditions	Min	Max	Unit	
fhclk	Internal AHB clock frequency	-	0	150	MHz	
fPCLK1/2	Internal APB1/2 clock frequency	-	0	75	MHz	
Vdd	Digital operating voltage	-	2.6	3.6	V	
$V_{DDA}$	Analog operating voltage	Must be the same potential as VDD	V	V <sub>DD</sub>		
V <sub>BAT</sub>	Battery powered domain voltage	-	1.8	3.6		
		LQFP64 (10 x 10 mm)	-	266		
		LQFP64 (7 x 7 mm)	-	249	mW	
PD	Power dissipation: T <sub>A</sub> = 105 °C	LQFP48 (7 x 7 mm)	-	260		
		QFN48 (6 x 6 mm)	-	515		
		QFN32 (4 x 4 mm)		335		
TA	Ambient temperature	-	-40	105	°C	

### 5.3.2 Operating conditions at power-up / power-down

Table 12. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Max	Unit
4	V <sub>DD</sub> rise time rate		0	∞(1)	ms/V
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate	-	20		μs/V

<sup>(1)</sup> If V<sub>DD</sub> rising time rate is slower than 6 ms/V, the code should access the backup registers after V<sub>DD</sub> higher than V<sub>POR</sub> + 0.1V.

### 5.3.3 Embedded reset and power control block characteristics

Table 13. Embedded reset and power management block characteristics

Symbol	Parameter	Min	Тур	Max	Unit
VPOR <sup>(1)</sup>	Power on reset threshold	2.05	2.3	2.5	V
V <sub>LVR</sub> <sup>(1)</sup>	Low voltage reset threshold	1.85 <sup>(2)</sup>	2.15	2.35	V
V <sub>LVRhyst</sub> <sup>(1)</sup>	LVR hysteresis	-	180	-	mV
Trsttempo <sup>(1)</sup>	Reset temporization: CPU starts execution after V <sub>DD</sub> keeps higher than V <sub>POR</sub> for Trestempo	-	600	-	μs

<sup>(1)</sup> Guaranteed by design, not tested in production.

<sup>(2)</sup> The product behavior is guaranteed by design down to the minimum  $V_{\text{LVR}}$  value.






Figure 8. Power on reset and low voltage reset waveform

Table 14. Programmable voltage regulator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\	D)/M three holds (DI C(2)01 004)	Rising edge <sup>(1)</sup>	2.19	2.28	2.37	V
VPVM1	PVM threshold1 (PLS[2:0] = 001)	Falling edge <sup>(1)</sup>	2.09	2.18	2.27	V
\/=\	D\/M throokold 2 (DL S(2)0) 010\	Rising edge <sup>(1)</sup>	2.28	2.38	2.48	V
VPVM2	PVM threshold 2 (PLS[2:0] = 010)	Falling edge <sup>(1)</sup>	2.18	2.28	2.38	V
\/=\ a	D\/M throokold 2 (DL C(2)0) 014)	Rising edge <sup>(2)</sup>	2.38	2.48	2.58	V
V <sub>PVM3</sub>	PVM threshold 3 (PLS[2:0] = 011)	Falling edge <sup>(2)</sup>	2.28	2.38	2.48	V
\/	PVM threshold 4 (PLS[2:0] = 100)	Rising edge <sup>(2)</sup>	2.47	2.58	2.69	V
VPVM4		Falling edge <sup>(2)</sup>	2.37	2.48	2.59	V
\/	D) (M there should 5 (D) O(O(O) 404)	Rising edge <sup>(2)</sup>	2.57	2.68	2.79	V
VPVM5	PVM threshold 5 (PLS[2:0] = 101)	Falling edge <sup>(2)</sup>	ng edge <sup>(1)</sup> 2.09 2.18 2.27 ng edge <sup>(1)</sup> 2.28 2.38 2.48 ng edge <sup>(1)</sup> 2.18 2.28 2.38 ng edge <sup>(2)</sup> 2.38 2.48 2.58 ng edge <sup>(2)</sup> 2.28 2.38 2.48 2.58 ng edge <sup>(2)</sup> 2.28 2.38 2.48 2.58 ng edge <sup>(2)</sup> 2.28 2.38 2.48 2.58 ng edge <sup>(2)</sup> 2.47 2.58 2.69 ng edge <sup>(2)</sup> 2.37 2.48 2.59 ng edge <sup>(2)</sup> 2.57 2.68 2.79 ng edge <sup>(2)</sup> 2.47 2.58 2.69 ng edge <sup>(2)</sup> 2.47 2.58 2.69 ng edge <sup>(2)</sup> 2.47 2.58 2.69 ng edge <sup>(2)</sup> 2.66 2.78 2.9 ng edge <sup>(2)</sup> 2.56 2.68 2.8 ng edge 2.76 2.88 3	V		
\/	D)/// three held C (DI C(2)/0] 44.0)	Rising edge <sup>(2)</sup>	2.66	2.78	2.9	V
VPVM6	PVM threshold 6 (PLS[2:0] = 110)	Falling edge <sup>(2)</sup>	2.56	2.68	2.8	V
\/	D) (M throok old 7 (D) 0(0:03 444)	Rising edge	2.76	2.88	3	V
VPVM7	PVM threshold 7 (PLS[2:0] = 111)	Falling edge	2.66	2.78	2.9	V
V <sub>PVMhyst</sub> <sup>(2)</sup>	PVM hysteresis	-	-	100	-	mV

<sup>(1)</sup> PLS[2:0] = 001, 010 level may not be used because it is lower than V<sub>POR</sub>.
(2) Guaranteed by design, not tested in production.



### 5.3.4 Memory characteristics

Table 15. Internal Flash memory characteristics

Symbol	Parameter	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
T <sub>PROG</sub>	Programming time	40	42	μs
tse	Page erase time	6.6	8	ms
tME	Mass erase time	8.2	10	ms

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 16. Internal Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max	Unit
NEND	Endurance	T <sub>A</sub> = -40 ~ 105 °C	100	-	-	kcycles
<b>t</b> RET	Data retention	T <sub>A</sub> = 105 °C	10	-	-	years

<sup>(1)</sup> Guaranteed by design, not tested in production.

### 5.3.5 Supply current characteristics

The current consumption is subjected to several parameters and factors such as the operating voltage, ambient temperature, GPIO pin loading, device software configuration, operating frequencies, GPIO pin switching rate, and executed binary code.

#### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All GPIO pins are in analog mode.
- The Flash memory access time is adjusted to the f<sub>HCLK</sub> frequency (0 wait state from 0 to 32 MHz, 1 wait state from 33 to 64 MHz, 2 wait state from 65 to 96 MHz, 3 wait state from 97 to 128 MHz, and 4 wait states above).
- Prefetch ON.
- When the peripherals are enabled:
  - fpclk1 = fhclk/2, fpclk2 = fhclk/2, fadcclk = fpclk2/4 if fhclk > 72 MHz;
  - $f_{PCLK1}$  =  $f_{HCLK}$ ,  $f_{PCLK2}$  =  $f_{HCLK}$ ,  $f_{ADCCLK}$  =  $f_{PCLK2}/4$  if  $f_{HCLK}$  ≤ 72 MHz.
- Unless otherwise specified, the typical values are measured with  $V_{DD} = 3.3 \text{ V}$  and  $T_A = 25 \,^{\circ}\text{C}$  condition and the maximum values are measured with  $V_{DD} = 3.6 \,^{\circ}\text{V}$ .

2022.2.14 36 Ver 2.00





Table 17. Typical current consumption in Run mode

				Ту	ур	
Symbol	Parameter	Conditions	fhcLK	All peripherals enabled	All peripherals disabled	Unit
			150 MHz	43.5	20.1	
			120 MHz	36.2	17.6	
			108 MHz	32.1	15.3	
			72 MHz	24.6	11.4	
			48 MHz	17.6	8.8	
			36 MHz	13.1	6.54	
		High speed external	24 MHz	9.62	5.24	
		crystal (HEXT) <sup>(1)(2)</sup>	16 MHz	6.98	4.06	mA
			8 MHz	4.13	2.79	
			4 MHz	2.98	2.32	
			2 MHz	2.41	2.09	
			1 MHz	2.13	1.97	
			500 kHz	1.99	1.91	
	Supply current in		125 kHz	1.88	1.87	
I <sub>DD</sub>	Run mode		150 MHz	43.5	20.0	
			120 MHz	35.5	16.7	
			108 MHz	32.1	15.2	
			72 MHz	24.0	10.8	
			48 MHz	16.9	8.06	
			36 MHz	13.0	6.44	
		High speed internal	24 MHz	9.52	5.13	
		clock (HICK)(2)	16 MHz	6.88	3.96	mA
			8 MHz	3.84	2.49	
			4 MHz	2.68	2.02	
			2 MHz	2.11	1.79	
			1 MHz	1.83	1.67	
			500 kHz	1.69	1.61	
			125 kHz	1.59	1.57	

<sup>(1)</sup> External clock is 8 MHz.(2) PLL is on when f<sub>HCLK</sub> > 8 MHz.



## **AT32F415 Series Datasheet**

Table 18. Typical current consumption in Sleep mode

				Ту	ур	
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	All peripherals enabled	All peripherals disabled	Unit
			150 MHz	34.3	5.99	
			120 MHz	28.2	5.52	
			108 MHz	25.6	5.21	
			72 MHz	19.7	4.18	
			48 MHz	14.0	3.67	
			36 MHz	11.0	3.18	
		High speed external	24 MHz	8.18	3.00	
		crystal (HEXT)(1)(2)	16 MHz	6.03	2.66	mA
			8 MHz	3.48	1.87	
			4 MHz	2.57	1.78	
			2 MHz	2.12	1.74	
			1 MHz	1.90	1.71	
			500 kHz	1.79	1.78	
	Supply current in		125 kHz	1.71	1.69	
I <sub>DD</sub>	Sleep mode		150 MHz	34.3	5.94	
			120 MHz	28.2	5.42	
			108 MHz	25.5	5.03	
			72 MHz	19.7	4.07	
			48 MHz	14.0	3.56	
			36 MHz	10.9	3.08	
		High speed internal	24 MHz	8.08	2.90	1
		clock (HICK)(2)	16 MHz	5.93	2.47	mA
			8 MHz	3.38	1.84	
			4 MHz	2.47	1.67	
			2 MHz	2.02	1.71	
			1 MHz	1.80	1.60	
			500 kHz	1.69	1.59	
			125 kHz	1.61	1.58	

<sup>(1)</sup> External clock is 8 MHz.(2) PLL is on when f<sub>HCLK</sub> > 8 MHz.



Table 19. Maximum current consumption in Run mode

	_ ,	0 1111	_	Max	
Symbol	Parameter	Conditions	fHCLK	T <sub>A</sub> = 105 °C	Unit
			150 MHz	55.6	
			120 MHz	48.4	
			108 MHz	44.0	
		High speed external	72 MHz	36.1	
		crystal (HEXT)(1), all	48 MHz	28.8	mA
		peripherals enabled	36 MHz	24.1	
			24 MHz	20.5	
		upply current in	16 MHz	17.7	
	Supply current in		8 MHz	14.7	
I <sub>DD</sub>	Run mode		150 MHz	31.1	
			120 MHz	28.7	
			108 MHz	26.3	
		High speed external	72 MHz	22.3	
		crystal (HEXT)(1), all	48 MHz	19.5	mA
		peripherals disabled	36 MHz	17.2	
			24 MHz	15.8	
			16 MHz	14.6	
			8 MHz	13.4	

<sup>(1)</sup> External clock is 8 MHz and PLL is on when f<sub>HCLK</sub> > 8 MHz.

Table 20. Maximum current consumption in Sleep mode

0	Parameter	0		Max	11!
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	T <sub>A</sub> = 105 °C	Unit
			150 MHz	46.1	
			120 MHz	39.7	
			108 MHz	37.0	
		High speed external	72 MHz	30.9	
		crystal (HEXT) <sup>(1)</sup> , all	48 MHz	24.9	mA
		peripherals enabled	36 MHz	21.7	
			24 MHz	18.8	
			16 MHz	16.5	1
	Supply current in		8 MHz	13.8	
I <sub>DD</sub>	Sleep mode		150 MHz	16.5	
			120 MHz	16.0	
			108 MHz	15.6	
		High speed external	72 MHz	14.6	
		crystal (HEXT)(1), all	48 MHz	14.1	mA
		peripherals disabled	36 MHz	13.5	
			24 MHz	13.4	
			16 MHz	12.9	
			8 MHz	12.1	

<sup>(1)</sup> External clock is 8 MHz and PLL is on when f<sub>HCLK</sub> > 8 MHz.

2022.2.14 39 Ver 2.00




Table 21. Typical and maximum current consumptions in Deepsleep and Standby modes

Symbol		Conditions	Typ <sup>(1)</sup>		Ma		
	Parameter		V <sub>DD</sub> = 2.6 V	V <sub>DD</sub> = 3.3 V	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
		LDO in normal mode,					
	Supply current in Deepsleep mode	HICK and HEXT OFF,	735	740	4000	6600	
		WDT OFF					
		LDO in low-power					μΑ
IDD	Deepsieep mode	mode, LPDS1=1,	675	680	3480	6000	1
		HICK and HEXT OFF,	073	000	3400	0000	
		WDT OFF					
	Supply current in	LEXT and ERTC OFF	2.5	3.6	7.0	10.3	۸
	Standby mode	LEXT and ERTC ON	4.3	6.6	10.0	13.7	μA

<sup>(1)</sup> Typical values are measured at T<sub>A</sub> = 25 °C.

Figure 9. Typical current consumption in Deepsleep mode with LDO in run mode vs. temperature at different  $V_{\text{DD}}$ 



2022.2.14 40 Ver 2.00

<sup>(2)</sup> Guaranteed by characterization results, not tested in production.



Figure 10. Typical current consumption in Deepsleep mode with LDO in low-power mode vs. temperature at different  $V_{\text{DD}}$ 





Figure 11. Typical current consumption in Standby mode vs. temperature at different V<sub>DD</sub>



2022.2.14 41 Ver 2.00




Table 22. Typical and maximum current consumptions on  $V_{\text{BAT}}$  with LEXT and ERTC on

			Typ <sup>(1)</sup>			Max <sup>(1)</sup>		
Symbol	Parameter	Conditions	V <sub>BAT</sub> = 2.0 V	V <sub>BAT</sub> = 2.6 V	V <sub>BAT</sub> = 3.3 V	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
I <sub>DD_VBAT</sub>	Backup domain supply current	LEXT and ERTC ON, V <sub>DD</sub> < V <sub>LVR</sub>	1.3	1.7	2.4	3.7	4.6	μΑ

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

Figure 12. Typical current consumption on  $V_{BAT}$  with LEXT and ERTC on vs. temperature at different  $V_{BAT}$  values



2022.2.14 42 Ver 2.00



#### On-chip peripheral current consumption

The MCU is placed under the following conditions:

- All GPIO pins are in analog mode.
- The given value is calculated by measuring the current consumption difference between "all peripherals clocked OFF" and "only one peripheral clocked ON".

Table 23. Peripheral current consumption

Peri	pheral	Тур	Unit
	DMA1	9.32	
	DMA2	9.41	-
	GPIOA	1.25	-
	GPIOB	1.33	_
ALID	GPIOC	1.27	-
AHB	GPIOD	1.23	_
	GPIOF	1.24	
	CRC	1.64	_
	SDIO1	19.3	_
	OTGFS1	46.3	_
	TMR2	8.96	1
	TMR3	6.76	_
	TMR4	6.73	-
	TMR5	8.97	-
	SPI2/I <sup>2</sup> S2	2.84	- -
	USART2	2.40	_
	USART3	2.53	μΑ/MHz
APB1	UART4	2.46	_
	UART5	2.68	_
	I <sup>2</sup> C1	2.66	_
	l <sup>2</sup> C2	2.53	-
	CAN1	3.56	-
	WWDT	0.45	-
	PWC	0.38	-
	CMP1/2	0.81	-
	IOMUX	2.53	-
	SPI1/I <sup>2</sup> S1	2.75	-
	USART1	2.48	-
APPO	TMR1	8.74	1
APB2	TMR9	4.03	1
	TMR10	2.56	1
	TMR11	2.60	1
	ADC1	6.92	1



### 5.3.6 External clock source characteristics

#### High-speed external clock generated from a crystal / ceramic resonator

The high-speed external (HEXT) clock can be supplied with a 4 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).


Table 24. HEXT 4-25 MHz crystal characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fhext_in	Oscillator frequency	-	4	8	25	MHz
t <sub>SU(HEXT)</sub> (3)	Startup time	V <sub>DD</sub> is stabilized	-	800	-	μs

- (1) Oscillator characteristics are given by the crystal/ceramic resonator manufacturer.
- (2) Guaranteed by characterization results, not tested in production.
- (3) t<sub>SU(HEXT)</sub> is the startup time measured from the moment HEXT is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to meet the requirements of the crystal or resonator.  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be taken into account (10 pF can be used as a rough estimate of the combined pin and board capacitance) when selecting  $C_{L1}$  and  $C_{L2}$ .

Figure 13. HEXT typical application with an 8 MHz crystal



2022.2.14 44 Ver 2.00



#### High-speed external clock generated from an external source

The characteristics given in the table below come from tests performed using a high-speed external clock source.

Table 25. HEXT external source characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fHEXT_ext	User external clock source frequency <sup>(1)</sup>		1	8	25	MHz
VHEXTH	HEXT_IN input pin high level voltage		0.7V <sub>DD</sub>	-	Vdd	V
VHEXTL	HEXT_IN input pin low level voltage	]	Vss	-	0.3V <sub>DD</sub>	V
tw(HEXT)	HEXT_IN high or low time <sup>(1)</sup>	-	5			
tw(HEXT)			5		_	ns
tr(HEXT)	HEXT_IN rise or fall time <sup>(1)</sup>				20	115
t <sub>f(HEXT)</sub>	HEXT_IN TISE OF fall tillle !!		-	-	20	
Cin(HEXT)	HEXT_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuCy(HEXT)	Duty cycle	-	45	-	55	%
IL	HEXT_IN Input leakage current	Vss ≤ Vin ≤ Vdd	-	-	±1	μΑ

<sup>(1)</sup> Guaranteed by design, not tested in production.

V<sub>HEXTH</sub>
90%
V<sub>HEXTL</sub>

t<sub>r(HEXT)</sub>

External clock source

f<sub>HEXT\_ext</sub>

HEXT\_IN

IL

Figure 14. HEXT external source AC timing diagram

2022.2.14 45 Ver 2.00



#### Low-speed external clock generated from a crystal / ceramic resonator

The low-speed external (LEXT) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 26. LEXT 32.768 kHz crystal characteristics<sup>(1)(2)</sup>

S	ymbol	Parameter	Conditions	Min	Тур	Max	Unit
tsu	J(LEXT)	Startup time	V <sub>DD</sub> is stabilized	-	200	-	ms

<sup>(1)</sup> Oscillator characteristics given by the crystal/ceramic resonator manufacturer.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range and select to meet the requirements of the crystal or resonator.  $C_{L1}$  and  $C_{L2}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ .

Load capacitance  $C_L$  is based on the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

C<sub>L1</sub>

32.768 kHz

crystal

LEXT\_IN

Bias

Controlled
gain

Figure 15. LEXT typical application with a 32.768 kHz crystal

Note:

No external resistor is required between LEXT\_IN and LEXT\_OUT and it is also prohibited to add it.

<sup>(2)</sup> Guaranteed by characterization results, not tested in production.



#### Low-speed external clock generated from an external source

The characteristics given in the table below come from tests performed using a low-speed external clock source.

Table 27. LEXT external source characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<b>f</b> LEXT_ext	User External clock source frequency <sup>(1)</sup>		-	32.768	1000	kHz
VLEXTH	LEXT_IN input pin high level voltage		0.7V <sub>DD</sub>	-	Vdd	V
VLEXTL	LEXT_IN input pin low level voltage	-	Vss	-	0.3V <sub>DD</sub>	V
tw(LEXT)	LEXT_IN high or low time <sup>(1)</sup>		450	-	-	
tr(LEXT)	LEXT_IN rise or fall time <sup>(1)</sup>		-	-	50	ns
Cin(LEXT)	LEXT_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuCy(LEXT)	Duty cycle	-	30	-	70	%
IL	LEXT_IN input leakage current	Vss ≤ Vin ≤ Vdd	-	-	±1	μA

<sup>(1)</sup> Guaranteed by design, not tested in production.

V<sub>LEXTL</sub>

V<sub>LEXTL</sub>

V<sub>LEXTL</sub>

V<sub>LEXTL</sub>

V<sub>LEXTL</sub>

V<sub>LEXTL</sub>

T<sub>LEXT</sub>

External clock source LEXT\_IN

LEXT\_IN

LEXT\_IN

Figure 16. LEXT external source AC timing diagram

2022.2.14 47 Ver 2.00



### 5.3.7 Internal clock source characteristics


### High-speed internal clock (HICK)

Table 28. HICK clock characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
fніск	Frequency	-		-	48	-	MHz
DuCy(HICK)	Duty cycle		-	45	-	55	%
АССніск	A ( 4)	User-trimmed with the CMR_CTRL register <sup>(1)</sup>		-1	-	1	%
	Accuracy of the HICK oscillator	Factory- calibrated <sup>(2)</sup>	T <sub>A</sub> = -40 ~ 105 °C	-2		1.5	%
			T <sub>A</sub> = -40 ~ 85 °C	-1.5	-	1.5	
			T <sub>A</sub> = 25 °C	-1	0.5	1	
tsu(HICK) <sup>(2)</sup>	HICK oscillator startup time		-	-	-	10	μs
IDD(HICK) <sup>(2)</sup>	HICK oscillator power consumption		-	-	200	215	μΑ

<sup>(1)</sup> Guaranteed by design, not tested in production.

Figure 17. HICK clock frequency accuracy vs. temperature



#### Low-speed internal clock (LICK)

Table 29. LICK clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
flick <sup>(1)</sup>	Frequency	-	30	40	60	kHz

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

<sup>(2)</sup> Guaranteed by characterization results, not tested in production.



### 5.3.8 PLL characteristics

Table 30. PLL characteristics

Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Unit
<b>f</b>	PLL input clock (2)	2	8	16	MHz
fpll_in	PLL input clock duty cycle	40	-	60	%
fPLL_OUT	PLL multiplier output clock	16	-	150	MHz
tLOCK	PLL lock time	-	-	200	μs
Jitter	Cycle-to-cycle jitter	-	-	300	ps

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

## 5.3.9 Wakeup time from low-power mode

The wakeup times given in the table below is measured on a wakeup phase with the HICK. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: The clock source is the clock that was configured before entering Sleep mode.
- Deepsleep or Standby mode: The clock source is the HICK.

Table 31. Low-power mode wakeup time

Symbol	Parameter Conditions	Тур	Unit
twusleep	Wakeup from Sleep mode	4.2	μs
	Wakeup from Deepsleep mode (LDO in normal mode)	300	
twudeepsleep	Wakeup from Deepsleep mode (LDO in low-power mode)	360	μs
twustdby	Wakeup from Standby mode	600	μs

### 5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

• **EFT:** A burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a coupling/decoupling network, until a functional error occurs. This test is compliant with the IEC 61000-4-4 standard.

**Table 32. EMS characteristics** 

Symbol	Parameter	Conditions	Level/Class
Veft	Fast transient voltage burst limits to be applied through coupling/decoupling network conforming to IEC 61000-4-4 on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a	$V_{DD} = 3.3 \text{ V, LQFP64, } T_A = +25 ^{\circ}\text{C, f}_{HCLK} = 150 \text{ MHz, conforms to IEC } 61000-4-4$	4A (±4 kV)
	functional error, $V_{DD}$ and $V_{SS}$ input has one 47 $\mu$ F capacitor and each $V_{DD}$ and $V_{SS}$ pin pair 0.1 $\mu$ F	V <sub>DD</sub> = 3.3 V, LQFP64, T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 72 MHz, conforms to IEC 61000-4-4	

<sup>(2)</sup> Take case of using the appropriate multiplier factors to ensure that PLL input clock values are compatible with the range defined by fPLL\_OUT.

### AT32F415 Series Datasheet

EMC characterization and optimization are performed at component level with a typical application environment. It should be noted that good EMC performance is highly dependent on the user application and the software in particular. Therefore it is recommended that the user applies EMC optimization and pregualification tests in relation with the EMC level.

## 5.3.11 GPIO port characteristics

#### General input/output characteristics

All GPIOs are CMOS and TTL compliant.

Table 33. GPIO static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIL	GPIO input low level voltage	-	-0.3	-	0.28 * V <sub>DD</sub> + 0.1	V
VIH	Standard GPIO input high level voltage	-	0.31 * V <sub>DD</sub> + 0.8			V
	FT GPIO input high level voltage	- +	+ 0.6	ı	5.5	
\/.	Schmitt trigger voltage hysteresis <sup>(1)</sup>		200	ı	-	mV
Vhys		_	5% Vdd	ı	-	-
	(2)	Vss ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> Standard GPIOs	-	-	±1	
likg	Input leakage current <sup>(2)</sup>	Vss ≤ V <sub>IN</sub> ≤ 5.5V FT GPIO	-	-	±10	μΑ
Rpu	Weak pull-up equivalent resistor	VIN = Vss	60	75	110	kΩ
Rpd	Weak pull-down equivalent resistor <sup>(3)</sup>	VIN = VDD	60	80	120	kΩ
C <sub>IO</sub>	GPIO pin capacitance	-	-	5	-	pF

<sup>(1)</sup> Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

All GPIOs are CMOS and TTL compliant (no software configuration required). Their characteristics take into account the strict CMOS-technology or TTL parameters.

2022.2.14 50 Ver 2.00

<sup>(2)</sup> Leakage could be higher than max if negative current is injected on adjacent pins.

<sup>(3)</sup> The pull-down resistor of BOOT0 exists permanently.



#### **Output driving current**

In the user application, the number of GPIO pins which can drive current must be controlled to respect the absolute maximum rating defined in *Section 5.2.1*:

- The sum of the currents sourced by all GPIOs on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub> (see *Table 7*).
- The sum of the currents sunk by all GPIOs on V<sub>SS</sub>, plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating I<sub>VSS</sub> (see *Table 7*).

#### **Output voltage levels**

All GPIOs are CMOS and TTL compliant.

Table 34. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
Normal so	urcing/sinking strength				
Vol <sup>(1)</sup>	Output low level voltage	CMOS standard I 4 m A	-	0.4	V
V <sub>OH</sub> <sup>(1)</sup>	Output high level voltage	CMOS standard, I <sub>IO</sub> = 4 mA	V <sub>DD</sub> -0.4	-	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Vol <sup>(1)</sup>	Output low level voltage	TTL standard, I <sub>IO</sub> = 2 mA	-	0.4	V
V <sub>OH</sub> <sup>(1)</sup>	Output high level voltage	TIL Standard, 110 = 2 mA	2.4	-	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Vol <sup>(1)</sup>	Output low level voltage	I <sub>IO</sub> = 9 mA	-	1.3	V
V <sub>OH</sub> <sup>(1)</sup>	Output high level voltage	110 = 9 IIIA	V <sub>DD</sub> -1.3	-	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Large sou	rcing/sinking strength				
Vol	Output low level voltage	CMOS atandard I.a. 6 mA	-	0.4	_ v
V <sub>OH</sub>	Output high level voltage	CMOS standard, I <sub>IO</sub> = 6 mA	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage	TTI standard I. 2 m A	-	0.4	V
V <sub>OH</sub> <sup>(1)</sup>	Output high level voltage	TTL standard, I <sub>IO</sub> = 3 mA	2.4	-	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Vol <sup>(1)</sup>	Output low level voltage	10 0	-	1.3	
V <sub>OH</sub> <sup>(1)</sup>	Output high level voltage	I <sub>IO</sub> = 18 mA	V <sub>DD</sub> -1.3	-	V
Maximum	sourcing/sinking strength				
VoL <sup>(1)</sup>	Output low level voltage	ONOO -1	-	0.4	
V <sub>OH</sub> <sup>(1)</sup>	Output high level voltage	CMOS standard, I <sub>IO</sub> = 15 mA	V <sub>DD</sub> -0.4	-	V
Vol <sup>(1)</sup>	Output low level voltage	TTI standard I 6 m A	-	0.4	
V <sub>OH</sub> <sup>(1)</sup>	Output high level voltage	TTL standard, $I_{IO} = 6 \text{ mA}$	2.4	-	V

<sup>(1)</sup> Guaranteed by characterization results.

#### Input AC characteristics

The definition and values of input AC characteristics are given as follows.

**Table 35. Input AC characteristics** 

Symbol	Parameter	Min	Max	Unit
<b>t</b> EXINTpw	Pulse width of external signals detected by EXINT controller	10	-	ns



### 5.3.12 NRST pin characteristics


The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see the table below).

Table 36. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST input low level voltage	-	-0.5	-	0.8	V
V <sub>IH(NRST)</sub> <sup>(1)</sup> NRST input high level voltage		-	2	-	V <sub>DD</sub> + 0.3	V
Vhys(NRST)	NRST Schmitt trigger voltage hysteresis	-	-	400	-	mV
Rpu	Weak pull-up equivalent resistor	VIN = Vss	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST input filtered pulse	-	-	-	33.3	μs
V <sub>NF(NRST)</sub> <sup>(1)</sup> NRST input not filtered pulse		-	66.7	-	-	μs

<sup>(1)</sup> Guaranteed by design.

Figure 18. Recommended NRST pin protection



- (1) The reset network protects the device against parasitic resets.
- (2) The user must ensure that the level on the NRST pin can go below the V<sub>IL</sub> (NRST) max level specified in *Table* 36. Otherwise the reset will not be performed by the device.

#### 5.3.13 TMR timer characteristics

The parameters given in the table below are guaranteed by design.

**Table 37. TMR characteristics** 

Symbol	Parameter	Conditions	Min	Max	Unit
4	Timer recolution time	-	1	-	tmrxclk
tres(TMR)	Timer resolution time	f <sub>TMRxCLK</sub> = 150 MHz	6.7	-	ns
fехт	Timer external clock frequency on CH1 to CH4	-	0	ftmrxclk/2	MHz

2022.2.14 52 Ver 2.00



### 5.3.14 SPI / I<sup>2</sup>S characteristics

The parameters are listed in *Table 38* for SPI and in *Table 39* for I<sup>2</sup>S.

**Table 38. SPI characteristics** 

Symbol	Parameter	Conditions	Min	Max	Unit	
fsck		Master mode	-	36		
(1/t <sub>c(SCK)</sub> ) <sup>(1)</sup>	SPI clock frequency <sup>(2)(3)</sup>	Slave receive mode	-	36	MHz	
( I/IC(SCK))		Slave transmit mode	-	32		
t <sub>su(CS)</sub> (1)	CS setup time Slave mode		4t <sub>PCLK</sub>	-	ns	
th(CS) <sup>(1)</sup>	CS hold time	Slave mode	2t <sub>PCLK</sub>	-	ns	
tw(SCKH) <sup>(1)</sup>	CCV high and law time	Master mode, f <sub>PCLK</sub> = 75 MHz,	36	53		
tw(SCKL)(1)	SCK high and low time	prescaler = 4	36	55	ns	
t <sub>su(MI)</sub> <sup>(1)</sup>	Data in not action time	Master mode	5	-		
t <sub>su(SI)</sub> (1)	Data input setup time	Slave mode	5	-	ns	
t <sub>h(MI)</sub> <sup>(1)</sup>	Data in mut action times	Master mode	5	-		
th(SI) <sup>(1)</sup>	Data input setup time	Slave mode	4	-	ns	
ta(SO)(1)(4)	Data output access time	Slave mode, f <sub>PCLK</sub> = 20 MHz	0	3t <sub>PCLK</sub>	ns	
t <sub>dis(SO)</sub> (1)(5)	Data output disable time	Slave mode	2	10	ns	
t <sub>v(SO)</sub> <sup>(1)</sup> Data output valid time		Slave mode (after enable edge)	-	25	ns	
t <sub>v(MO)</sub> <sup>(1)</sup>	Data output valid time	Master mode (after enable edge)	-	5	ns	
t <sub>h(SO)</sub> (1)	Data autout hald time	Slave mode (after enable edge)	15	-		
t <sub>h(MO)</sub> <sup>(1)</sup>	- Data output hold time	Master mode (after enable edge)	2	-	ns	

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

2022.2.14 53 Ver 2.00

<sup>(2)</sup> The maximum SPI clock frequency should not exceed fPCLK/2.

<sup>(3)</sup> The maximum SPI clock frequency is highly related with devices and the PCB layout. For more details about the complete solution, please contact your local Artery sales office for technical support.


<sup>(4)</sup> Min time is the minimum time to drive the output and the max time is for the maximum time to validate the data.

<sup>(5)</sup> Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



CS input  $t_{c(SCK)}$  $t_{h(CS)}$ şu(CS) -CPHA=0 t<sub>w(SCKH)</sub> CPOL=0  $t_{w(SCKL)}$ CPHA=0 -CPOL=1 t<sub>v(SO)</sub> →  $t_{h(SO)}$  $t_{a(SO)}$ t<sub>dis(SO)</sub> MSB out LSB out MISO output · t<sub>su(SI)</sub> → t<sub>h(SI)</sub> MSB in LSB in MOSI input

Figure 19. SPI timing diagram - slave mode and CPHA = 0






Figure 21. SPI timing diagram - master mode







Table 39. I<sup>2</sup>S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
tr(CK)	I <sup>2</sup> S clock rise and fall time	Capacitive load: C = 50 pF	-	8	
t <sub>v(WS)</sub> <sup>(1)</sup>	WS valid time	Master mode	3	-	1
t <sub>h(WS)</sub> <sup>(1)</sup>	WS hold time	Master mode	2	-	1
tsu(WS) <sup>(1)</sup>	WS setup time	Slave mode	4	-	1
t <sub>h(WS)</sub> <sup>(1)</sup>	WS hold time	Slave mode	0	-	1
tsu(SD_MR) <sup>(1)</sup>	Data input actus time	Master receiver	6.5	-	]
tsu(SD_SR) <sup>(1)</sup>	Data input setup time	Slave receiver	1.5	-	ns
th(SD_MR)(1)(2)	Data in a state and time a	Master receiver	0	-	
th(SD_SR)(1)(2)	Data input hold time	Slave receiver	0.5	-	
t <sub>v(SD_ST)</sub> (1)(2)	Data output valid time	Slave transmitter (after enable edge)	-	18	1
th(SD_ST) <sup>(1)</sup>	Data output hold time	Slave transmitter (after enable edge)	11	-	
t <sub>v(SD_MT)</sub> (1)(2)	Data output valid time	Master transmitter (after enable edge)	-	3	1
th(SD_MT) <sup>(1)</sup>	Data output hold time	Master transmitter (after enable edge)	0	-	

<sup>(1)</sup> Guaranteed by design and/or characterization results.

Figure 22. I<sup>2</sup>S slave timing diagram (Philips protocol)



(1) LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

2022.2.14 55 Ver 2.00

<sup>(2)</sup> Depends on fpclk. For example, if fpclk=8 MHz, then Tpclk = 1/fpclk =125 ns.






Figure 23. I<sup>2</sup>S master timing diagram (Philips protocol)

(1) LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

### 5.3.15 I<sup>2</sup>C characteristics

GPIO pins SDA and SCL have limitation as follows: they are not "true" open-drain. When configured as open-drain, the PMOS connected between the GPIO pin and  $V_{DD}$  is disabled, but is still present.

I<sup>2</sup>C bus interface can support standard mode (max. 100 kHz) and fast mode (max. 400 kHz). The I<sup>2</sup>C bus frequency can be increased up to 1 MHz. For more complete information, please contact your local Artery sales office for technical support.



## 5.3.16 SDIO characteristics

Tigure 24. SDIO nign-speed mode

type to the total transfer to the total transfer tr

Figure 24. SDIO high-speed mode

Figure 25. SD default mode




Table 40. SD / MMC characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
fpp	Clock frequency in data transfer mode	-	0	48	MHz
tw(ckl)	Clock low time, f <sub>PP</sub> = 16 MHz	-	32	-	
tw(ckh)	Clock high time, fpp = 16 MHz	-	30	-	
tr	Clock rise time	-	-	4	ns
tf	Clock fall time	-	-	5	
CMD, D inp	uts (referenced to CK)				
tısu	Input setup time	-	2	-	no
tıн	Input hold time	-	0	-	ns
CMD, D out	puts (referenced to CK) in MMC and SD HS	mode			
tov	Output valid time	-	-	6	200
tон	Output hold time	-	0	-	ns
CMD, D out	puts (referenced to CK) in SD default mode	•			
tovd	Output valid default time	-	-	7	200
tонр	Output hold default time	-	0.5	-	ns

2022.2.14 57 Ver 2.00



### 5.3.17 OTGFS characteristics

Table 41. OTGFS startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> (1)	OTGFS transceiver startup time	1	μs

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 42. OTGFS DC electrical characteristics

Symb	ool	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DD}$		OTGFS operating voltage	-	3.0(2)	-	3.6	V
	V <sub>DI</sub> (3)	Differential input sensitivity	I (OTGFS_D+/D-)	0.2	-	-	
Input levels	V <sub>CM</sub> (3)	Differential common mode range	Includes V <sub>DI</sub> range	0.8	-	2.5	V
	V <sub>SE</sub> (3)	Single ended receiver threshold	-	1.3	-	2.0	
Output	V <sub>OL</sub>	Static output level low	$R_L$ of 1.24 $k\Omega$ to 3.6 $V^{(4)}$	-	-	0.3	V
levels	V <sub>OH</sub>	Static output level high	$R_L$ of 15 $k\Omega$ to $V_{SS}^{(4)}$	2.8	-	3.6	V
Rpu	ı	OTGFS_D+ internal pull-up	VIN = VSS	0.97	1.24	1.58	kΩ
R <sub>PD</sub>	)	OTGFS_D+/D- internal pull-up	VIN = VDD	15	19	25	kΩ

- (1) All the voltages are measured from the local ground potential.
- (2) The AT32F415 USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7 to 3.0 V V<sub>DD</sub> voltage range.
- (3) Guaranteed by characterization results, not tested in production.
- (4) R<sub>L</sub> is the load connected on the USB drivers.

Figure 26, OTGFS timings: definition of data signal rise and fall time




Table 43. OTGFS electrical characteristics

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
tr	Rise time (2)	C <sub>L</sub> ≤ 50 pF	4	20	ns
t <sub>f</sub>	Fall Time (2)	C <sub>L</sub> ≤ 50 pF	4	20	ns
<b>t</b> rfm	Rise/fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%
V <sub>CRS</sub>	Output signal crossover voltage	-	1.3	2.0	V

<sup>(1)</sup> Guaranteed by design, not tested in production.

2022.2.14 58 Ver 2.00

<sup>(2)</sup> Measured from 10% to 90% of the data signal. For more detailed information, please refer to USB Specification Chapter 7 (version 2.0).



### 5.3.18 12-bit ADC characteristics

Unless otherwise specified, the parameters given in the table below are preliminary values derived from tests performed under ambient temperature, f<sub>PCLK2</sub> frequency and V<sub>DDA</sub> supply voltage conditions summarized in *Table 11*.

Note: It is recommended to perform a calibration after each power-up.

**Table 44. ADC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VDDA	Power supply	-	2.6	-	3.6	V
Idda	Current on the V <sub>DDA</sub> input pin	-	-	560 <sup>(1)</sup>	660	μΑ
fadc	ADC clock frequency		0.6	-	28	MHz
fs <sup>(2)</sup>	Sampling rate		0.05	-	2	MHz
f <sub>TRIG</sub> <sup>(2)</sup>	External trigger frequency	f <sub>ADC</sub> = 28 MHz	-	-	1.65	MHz
ITRIG(2)	External trigger frequency	-	-	-	17	1/fadc
Vain	Vain Conversion voltage range <sup>(3)</sup>		0 (VREF-tied to ground))	-	V <sub>REF+</sub>	V
R <sub>AIN</sub> <sup>(2)</sup>	R <sub>AIN</sub> <sup>(2)</sup> External input impedance		See Table 45 and Table 47 for details		for details	Ω
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor	-	-	15	-	pF
t <sub>CAL</sub> <sup>(2)</sup>	Calibration time	f <sub>ADC</sub> = 28 MHz	6.14			μs
ICAL(=/	Calibration time	-	172			1/fadc
t <sub>lat</sub> (2)	Injection trigger conversion	f <sub>ADC</sub> = 28 MHz	-	-	107	ns
llat <sup>(-)</sup>	latency	-	-	-	3 <sup>(4)</sup>	1/fadc
t <sub>latr</sub> (2)	Regular trigger conversion	f <sub>ADC</sub> = 28 MHz	-	-	71.4	μs
latr\ /	latency	-	-	-	2 <sup>(4)</sup>	1/fadc
ts <sup>(2)</sup>	Sampling time	f <sub>ADC</sub> = 28 MHz	0.053	-	8.55	μs
ls\-/	Sampling time	-	1.5	-	239.5	1/fadc
tstab(2)	Power-up time	-	42			1/fadc
	Total conversion time (including	f <sub>ADC</sub> = 28 MHz	0.5	-	9	μs
tconv <sup>(2)</sup>	Total conversion time (including sampling time)	-	14 ~ 252 (ts for	r sampling -		1/fadc

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(3)</sup>  $V_{REF+}$  is internally connected to  $V_{DDA}$  whereas  $V_{REF-}$  is internally connected to  $V_{SSA}$ .

<sup>(4)</sup> For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in *Table 44*.



*Table 45* and *Table 47* are used to define the maximum external impedance allowed for an error below 1 of LSB.

Table 45.  $R_{AIN}$  max for  $f_{ADC} = 14$  MHz

T <sub>S</sub> (Cycle)	t <sub>S</sub> (μ <b>s</b> )	R <sub>AIN</sub> max (kΩ) <sup>(1)</sup>
1.5	0.11	0.25
7.5	0.54	1.3
13.5	0.96	2.5
28.5	2.04	5.0
41.5	2.96	8.0
55.5	3.96	10.5
71.5	5.11	13.5
239.5	17.11	40

<sup>(1)</sup> Guaranteed by design.

Table 46.  $R_{AIN}$  max for  $f_{ADC} = 28$  MHz

T <sub>S</sub> (Cycle)	ts (µs)	R <sub>AIN</sub> max (kΩ) <sup>(1)</sup>
1.5	0.05	0.1
7.5	0.27	0.6
13.5	0.48	1.2
28.5	1.02	2.5
41.5	1.48	4.0
55.5	1.98	5.2
71.5	2.55	7.0
239.5	8.55	20

<sup>(1)</sup> Guaranteed by design.

Table 47. ADC accuracy(1)

Symbol	Parameter	Test Conditions	Typ <sup>(2)</sup>	Max <sup>(2)</sup>	Unit
ET	Total unadjusted error		±2	±3	
EO	Offset error	$f_{ADC} = 28 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega,$	±1	±1.6	
EG	Gain error	$V_{DDA} = 3.0 \text{ to } 3.6 \text{ V}, T_A = 25 ^{\circ}\text{C}$	±1.5	±3	LSB
ED	Differential linearity error	VDDA = 3.0 to 3.0 V, TA = 23 C	±0.6	±1	
EL	Integral linearity error		±1	±2	
ET	Total unadjusted error		±2	±4	
EO	Offset error	$f_{ADC} = 28 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega,$	±1	±2	
EG	Gain error	$V_{DDA} = 2.6 \text{ to } 3.6 \text{ V}$	±1.5	±3.5	LSB
ED	Differential linearity error		±0.6	+1.5/-1	
EL	Integral linearity error		±1	±2	

<sup>(1)</sup> ADC DC accuracy values are measured after internal calibration.

<sup>(2)</sup> Guaranteed by characterization results, not tested in production.






Figure 27. ADC accuracy characteristics

- (1) Example of an actual transfer curve.
- (2) Ideal transfer curve.
- (3) End point correlation line.
- (4) ET = Maximum deviation between the actual and the ideal transfer curves.
  - EO = Deviation between the first actual transition and the first ideal one.
  - EG = Deviation between the last ideal transition and the last actual one.
  - ED = Maximum deviation between actual steps and the ideal one.
  - EL = Maximum deviation between any actual transition and the end point correlation line.




Figure 28, Typical connection diagram using the ADC

- (1) Refer to Table 44 for the values of RAIN and CADC.
- (2) C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

#### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 7*. The 100 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

## 5.3.19 Internal reference voltage (VINTRV) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\text{INTRV}}$	Internal reference voltage	-	1.17	1.20	1.23	V
T <sub>Coeff</sub> <sup>(1)</sup>	Temperature coefficient	-	-	50	100	ppm/°C
Ts_vintrv	ADC sampling time when reading the internal reference voltage	-	5.1	-	-	μs

Table 48. Internal reference voltage characteristics

<sup>(1)</sup> Guaranteed by design, not tested in production.



### 5.3.20 Temperature sensor (V<sub>TS</sub>) characteristics

**Table 49. Temperature sensor characteristics** 

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	$V_{\text{TS}}$ linearity with temperature	-	±2	±5	۰C
Avg_Slope <sup>(1(2))</sup>	Average slope	-4.13	-4.34	-4.54	mV/ºC
V <sub>25</sub> <sup>(1)(2)</sup>	Voltage at 25 °C	1.26	1.32	1.38	V
t <sub>START</sub> (3)	Startup time	-	-	100	μs
Ts_temp <sup>(3)</sup>	ADC sampling time when reading the temperature	-	8.6	17.1	μs

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

Figure 29. V<sub>TS</sub> vs. temperature

Obtain the temperature using the following formula:


Temperature (in °C) =  $\{(V_{25} - V_{TS}) / Avg\_Slope\} + 25$ .

Where,

 $V_{25} = V_{TS}$  value for 25° C and

Avg\_Slope = Average Slope for curve between Temperature vs.  $V_{TS}$  (given in mV/° C).





2022.2.14

<sup>(2)</sup> The temperature sensor output voltage changes linearly with temperature. The offset of this line varies from chip to chip due to process variation (up to 50 °C from one chip to another). The internal temperature sensor is more suited to applications that detect temperature variations instead of absolute temperatures. If accurate temperature readings are needed, an external temperature sensor part should be used.

<sup>(3)</sup> Guaranteed by design, not tested in production.



## 5.3.21 CMP characteristics

**Table 50. CMP characteristics** 

Symbol	Parameter	С	Conditions		Тур	Max <sup>(1)</sup>	单位
$V_{\text{DDA}}$	Analog supply voltage		-	2.6	-	3.6	V
V <sub>IN</sub>	Input voltage range		-	0	-	$V_{DDA}$	V
	Ctantum times	High speed r	node	-	2.0	3.2	
<b>t</b> START	Startup time	Low power m	node	-	3.6	5.5	μs
	Propagation delay for	High speed r	node	-	105	320	ns
t₀	t <sub>D</sub> 200 mV step with 100 mV overdrive		node	-	1.2	3	μs
Voffset	Offset voltage		-		±3	±10	mV
		No hysteresis	No hysteresis		0	-	
		I Carlo and and	Low hysteresis	40	65	100	
		High speed	Medium hysteresis	120	180	280	
$V_{\text{hys}}$	Hysteresis	mode	High hysteresis	200	320	450	mV
		Lawranan	Low hysteresis	15	25	35	
		Low power	Medium hysteresis	50	70	90	
		mode	High hysteresis	90	120	160	
1	Current consumption	High speed r	node	-	120	165	
I <sub>DDA</sub>	Current consumption	Low power m	node	-	1.9	3.5	μA

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

Viny Viny CMP\_OUT


Figure 30. CMP hysteresis



## 6 Package information

## 6.1 LQFP64 - 10 x 10 mm

Figure 31. LQFP64 - 10 x 10 mm 64 pin low-profile quad flat package outline





## **AT32F415 Series Datasheet**


Table 51. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data

0	Millimeters				
Symbol	Min	Тур	Max		
A	-	-	1.60		
A1	0.05	-	0.15		
A2	1.35	1.40	1.45		
b	0.17	0.20	0.27		
С	0.09	-	0.20		
D	11.75	12.00	12.25		
D1	9.90	10.00	10.10		
Е	11.75	12.00	12.25		
E1	9.90	10.00	10.10		
е		0.50 BSC.			
Θ	3.5° REF.				
L	0.45	0.60	0.75		
L1	1.00 REF.				
ccc	0.08				



## 6.2 LQFP64 – 7 x 7 mm

Figure 32, LQFP64 – 7 x 7 mm 64 pin low-profile quad flat package outline





## **AT32F415 Series Datasheet**


Table 52. LQFP64 – 7 x 7 mm 64 pin low-profile quad flat package mechanical data

	Millimeters				
Symbol	Min	Тур	Max		
А	-	-	1.60		
A1	0.05	-	0.15		
A2	1.35	1.40	1.45		
b	0.13	0.18	0.23		
С	0.09	-	0.20		
D		9.00 BSC.			
D1		7.00 BSC.			
E		9.00 BSC.			
E1		7.00 BSC.			
е		0.40 BSC.			
Θ	0°	7°			
L	0.45 0.60 0.75				
L1	1.00 REF.				



## 6.3 LQFP48 – 7 x 7 mm

Figure 33. LQFP48 – 7 x 7 mm 48 pin low-profile quad flat package outline





## **AT32F415 Series Datasheet**


Table 53. LQFP48 – 7 x 7 mm 48 pin low-profile quad flat package mechanical data

Symbol	Millimeters			
	Min	Тур	Max	
А	-	-	1.60	
A1	0.05	-	0.15	
A2	1.35	1.40	1.45	
b	0.17	0.22	0.27	
С	0.09	-	0.20	
D	8.80	9.00	9.20	
D1	6.90	7.00	7.10	
E	8.80	9.00	9.20	
E1	6.90	7.00	7.10	
е		0.50 BSC.		
Θ	0°	3.5°	7°	
L	0.45	0.60	0.75	
L1	1.00 REF.			



## 6.4 QFN48 – 6 x 6 mm

Figure 34. QFN48 – 6 x 6 mm 48 pin quad flat no-leads package outline





## **AT32F415 Series Datasheet**

Table 54. QFN48 – 6 x 6 mm 48 pin quad flat no-leads package mechanical data

Cymphal	Millimeters			
Symbol	Min	Тур	Max	
А	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
A3		0.203 REF.		
b	0.15	0.20	0.25	
D	5.90	6.00	6.10	
D2	3.07	3.17	3.27	
E	5.90	6.00	6.10	
E2	3.07	3.17	3.27	
е	0.40 BSC.			
K	0.20	-	-	
L	0.35	0.40	0.45	



## 6.5 QFN32 - 4 x 4 mm

Figure 35. QFN32 – 4 x 4 mm 32 pin quad flat no-leads package outline







Table 55.	QFN32 -	4 x 4 mm 32	pin quad fla	t no-leads	package m	echanical data
I abic 55.	Q1 1132 -	T A T IIIIII VL	piii quau iic	it iio-icaas	package III	cciiailicai uata

Ol	Millimeters			
Symbol	Min	Тур	Min	
А	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
A3		0.203 REF.		
b	0.15	0.20	0.25	
D	4.00 BSC.			
D2	2.65	2.70	2.75	
E		4.00 BSC.		
E2	2.65	2.70	2.75	
е	0.40 BSC.			
K	0.20	-	-	
L	0.25	0.30	0.35	

## 6.6 Device marking

Figure 36. Marking example



2022.2.14 73 Ver 2.00




## 6.7 Thermal characteristics

Table 56. Package thermal characteristics

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient	75.3	
	LQFP64 – 10 × 10 mm / 0.5 mm pitch		
	Thermal resistance junction-ambient	80.4	
	LQFP64 – 7 × 7 mm / 0.4 mm pitch	60.4	°C/W
$\Theta_{JA}$	Thermal resistance junction-ambient	76.8	
GJA	LQFP48 $- 7 \times 7$ mm / 0.5 mm pitch	70.0	
	Thermal resistance junction-ambient	38.8	
	QFN48 – 6 × 6 mm / 0.4 mm pitch	50.0	
	Thermal resistance junction-ambient	59.7	
	QFN32 – 4 × 4 mm / 0.4 mm pitch	39.1	



## 7 Part numbering



 $-7 = LQFP64 - 7 \times 7 mm$ 

 $-4 = QFN32 - 4 \times 4 mm$ 

Blank = other packages

For a list of available options (speed, package, etc.) or for more information concerning this device, please contact your local Artery sales office.



# 8 Document revision history

Table 58. Document revision history

Date	Version	Change
2019.8.1	1.00	Initial release.
		1. Modified DMA2 as 7 channels
2019.10.11	1.01	2. Modified USART/UART maximum communication rate
		3. Added AT32F415CCU7 and AT32F415CBU7
2020.3.10	1.02	Added the note (9) of <i>Table 5</i> to describe the usage limitation of PA9
2020.6.5	1.03	Corrected a typo of PA8 in the note (9) of Table 5. It should be PA9
2020 8 7	4.04	Added the description in the note (3) of <i>Table 5</i> about devices having reduced
2020.8.7	1.04	peripheral counts
	1.05	Deleted CMP digital noise filter for malfunction
2020.10.14		2. Corrected the start address of the system memory in Figure 6 as
		0x1FFF_AC00
		Crystal-less is no more supported at OTG device mode
2021.6.30	1.06	2. Modified the description in the note (8) and (9) of Table 5
2021.0.30		3. Added LQFP48 package mechanical D, D1, E, E1 Min. and Max. in <i>Table 53</i>
		4. Modified QFN48 package mechanical D2, E2 in <i>Table 54</i>
		1. Added the description of note (9) of <i>Table 5</i> about exception starting from
2020.11.3	1.10	Silicon reversion code C
		2. Added the description of the endpoint number in 2.14.6
2022.2.14	2.00	Modified paragraph orders and descriptions of the whole document
2022.2.14		2. Corrected LQFP64 7 x 7 mm package mechanical in Table 52



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

Purchasers understand and agree that purchasers are solely responsible for the selection and use of Artery's products and services.

Artery's products and services are provided "AS IS" and Artery provides no warranties express, implied or statutory, including, without limitation, any implied warranties of merchantability, satisfactory quality, non-infringement, or fitness for a particular purpose with respect to the Artery's products and services.

Notwithstanding anything to the contrary, purchasers acquires no right, title or interest in any Artery's products and services or any intellectual property rights embodied therein. In no event shall Artery's products and services provided be construed as (a) granting purchasers, expressly or by implication, estoppel or otherwise, a license to use third party's products and services; or (b) licensing the third parties' intellectual property rights; or (c) warranting the third party's products and services and its intellectual property rights.

Purchasers hereby agrees that Artery's products are not authorized for use as, and purchasers shall not integrate, promote, sell or otherwise transfer any Artery's product to any customer or end user for use as critical components in (a) any medical, life saving or life support device or system, or (b) any safety device or system in any automotive application and mechanism (including but not limited to automotive brake or airbag systems), or (c) any nuclear facilities, or (d) any air traffic control device, application or system, or (e) any weapons device, application or system, or (f) any other device, application or system where it is reasonably foreseeable that failure of the Artery's products as used in such device, application or system would lead to death, bodily injury or catastrophic property damage.

© 2022 ARTERY Technology - All rights reserved