

PSoC 4700S Family

PSoC[®] 4 Registers Technical Reference Manual (TRM)

Document No. 002-21341 Rev. ** September 20, 2017

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 www.cypress.com



Copyrights

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO. THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PUR-POSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities. including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Contents



Section 2: Register Mapping		Mapping	15	
1. Cortex M	-	, 3	19	
1.	.1 Re	egister Details	.19	
1.		MOP_DWT_PID4		
1.	.1.2 CI	M0P_DWT_PID0	.22	
1.	.1.3 CI	M0P_DWT_PID1	.23	
1.	.1.4 CI	M0P_DWT_PID2	.24	
1.	.1.5 C	M0P_DWT_PID3	.25	
1.	.1.6 CI	M0P_DWT_CID0	.26	
1.	.1.7 Cl	M0P_DWT_CID1	.27	
1.	.1.8 CI	M0P_DWT_CID2	.28	
1.	.1.9 CI	M0P_DWT_CID3	.29	
1.		M0P_BP_PID4		
1.		M0P_BP_PID0		
1.		M0P_BP_PID1		
1.		M0P_BP_PID2		
1.		M0P_BP_PID3		
1.		M0P_BP_CID0		
		M0P_BP_CID1		
		M0P_BP_CID2		
		M0P_BP_CID3		
		M0P_SYST_CSR		
		M0P_SYST_RVR		
		MOP_SYST_CVR		
		M0P_SYST_CALIB		
		M0P_ISER		
		M0P_ICER		
		M0P_ISPR		
		M0P_ICPR		
		M0P_IPR0		
		M0P_IPR1		
		M0P_IPR2		
		MOP_IPR3		
		M0P_IPR4		
		M0P_IPR5		
		MOP_IPR6		
		MOP_IPR7		
		MOP_CPUID		
		MOP_ICSR		
		MOP_AIRCR		
		MOP_SCR		
1.	.1.39 Ci	M0P_CCR	61	



	1.1.40	CM0P_SHPR2	62
	1.1.41	CM0P_SHPR3	63
	1.1.42	CM0P_SHCSR	
	1.1.43	CM0P_SCS_PID4	6
	1.1.44	CM0P_SCS_PID0	60
	1.1.45	CM0P_SCS_PID1	6
	1.1.46	CM0P_SCS_PID2	68
	1.1.47	CM0P_SCS_PID3	69
	1.1.48	CM0P_SCS_CID0	70
	1.1.49	CM0P_SCS_CID1	
	1.1.50	CM0P_SCS_CID2	
	1.1.51	CM0P_SCS_CID3	
	1.1.52	CM0P_ROM_SCS	
	1.1.53	CM0P_ROM_DWT	
	1.1.54	CM0P_ROM_BPU	
	1.1.55	CM0P_ROM_END	
	1.1.56	CM0P_ROM_CSMT	
	1.1.57	CM0P_ROM_PID4	
	1.1.58	CMOP ROM PID0	
	1.1.59	CM0P_ROM_PID1	
	1.1.60	CM0P_ROM_PID2	
	1.1.61	CM0P_ROM_PID3	
	1.1.62	CM0P_ROM_CID0	
	1.1.63	CMOP ROM CID1	
	1.1.64	CM0P_ROM_CID2	
	1.1.65	CMOP_ROM_CID3	
	1.1.00	CMO1 _11CM_0120	
_			
2. TC	PWM - Indi	vidual Counter (CNT) Registers	88
2. TC	PWM - Indi ^o 2.1	· , -	
2. TC	2.1	Register Details	88
2. TC	2.1 2.1.1	Register DetailsTCPWM_CNT0_CTRL	
2. TC	2.1 2.1.1 2.1.2	Register Details	9 [.]
2. TC	2.1 2.1.1 2.1.2 2.1.3	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6	Register Details	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9	Register Details	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL1	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL2 TCPWM_CNT0_INTR	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL2 TCPWM_CNT0_INTR_SET	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL2 TCPWM_CNT0_INTR_SET TCPWM_CNT0_INTR_SET TCPWM_CNT0_INTR_MASK	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TER_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL2 TCPWM_CNT0_INTR TCPWM_CNT0_INTR_SET TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASKED	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14 2.1.15	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_INTR_CTRL2 TCPWM_CNT0_INTR TCPWM_CNT0_INTR_SET TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASK TCPWM_CNT1_CTRL	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14 2.1.15 2.1.16	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_INTR_CTRL2 TCPWM_CNT0_INTR TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASK TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14 2.1.15 2.1.16 2.1.17	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_INTR_CTRL2 TCPWM_CNT0_INTR TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASK TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_COUNTER	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14 2.1.15 2.1.16 2.1.17 2.1.18	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL2 TCPWM_CNT0_INTR_SET TCPWM_CNT0_INTR_SET TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASK TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_COUNTER TCPWM_CNT1_COUNTER	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14 2.1.15 2.1.16 2.1.17 2.1.18 2.1.17	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL2 TCPWM_CNT0_INTR TCPWM_CNT0_INTR TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASKED TCPWM_CNT1_CTRL1 TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_COUNTER TCPWM_CNT1_CC_BUFF	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14 2.1.15 2.1.16 2.1.17 2.1.18 2.1.19 2.1.19 2.1.20	Register Details	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14 2.1.15 2.1.16 2.1.17 2.1.18 2.1.19 2.1.19 2.1.20 2.1.20	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC TCPWM_CNT0_PERIOD TCPWM_CNT0_PERIOD_BUFF TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_TR_CTRL2 TCPWM_CNT0_INTR_CTRL2 TCPWM_CNT0_INTR_SET TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASKED TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_COUNTER TCPWM_CNT1_CC_BUFF TCPWM_CNT1_PERIOD_BUFF	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14 2.1.15 2.1.16 2.1.17 2.1.18 2.1.17 2.1.18 2.1.19 2.1.20 2.1.20 2.1.21	Register Details	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14 2.1.15 2.1.16 2.1.17 2.1.18 2.1.19 2.1.21 2.1.20 2.1.21 2.1.22 2.1.23	Register Details TCPWM_CNT0_CTRL TCPWM_CNT0_STATUS TCPWM_CNT0_COUNTER TCPWM_CNT0_CC TCPWM_CNT0_CC_BUFF TCPWM_CNT0_PERIOD TCPWM_CNT0_TR_CTRL0 TCPWM_CNT0_TR_CTRL1 TCPWM_CNT0_INTR_CTRL2 TCPWM_CNT0_INTR_SET TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASK TCPWM_CNT0_INTR_MASK TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_CTRL TCPWM_CNT1_STATUS TCPWM_CNT1_COUNTER TCPWM_CNT1_CC_BUFF TCPWM_CNT1_PERIOD TCPWM_CNT1_PERIOD TCPWM_CNT1_TR_CTRL0 TCPWM_CNT1_TR_CTRL0 TCPWM_CNT1_TR_CTRL0 TCPWM_CNT1_TR_CTRL0 TCPWM_CNT1_TR_CTRL0 TCPWM_CNT1_TR_CTRL1	
2. TC	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8 2.1.9 2.1.10 2.1.11 2.1.12 2.1.13 2.1.14 2.1.15 2.1.16 2.1.17 2.1.18 2.1.17 2.1.18 2.1.19 2.1.20 2.1.20 2.1.21	Register Details	



	2.1.26	TCPWM CNT1 INTR SET	126
	2.1.27	TCPWM_CNT1_INTR_MASK	
	2.1.28	TCPWM_CNT1_INTR_MASKED	
	2.1.29	TCPWM_CNT2_CTRL	
	2.1.30	TCPWM_CNT2_STATUS	
	2.1.31	TCPWM_CNT2_COUNTER	
	2.1.32	TCPWM_CNT2_CC	
	2.1.33	TCPWM_CNT2_CC_BUFF	
	2.1.34	TCPWM_CNT2_PERIOD	
	2.1.35	TCPWM_CNT2_PERIOD_BUFF	
	2.1.36	TCPWM_CNT2_TR_CTRL0	
	2.1.37	TCPWM_CNT2_TR_CTRL1	
	2.1.38	TCPWM_CNT2_TR_CTRL2	
	2.1.39	TCPWM_CNT2_INTR	
	2.1.40	TCPWM_CNT2_INTR_SET	
	2.1.40	TCPWM_CNT2_INTR_MASK	
	2.1.41	TCPWM_CNT2_INTR_MASKED	
	2.1.42	TCPWM_CNT3_CTRL	
	2.1.43	TCPWM_CNT3_STATUS	
	2.1.44	TCPWM_CNT3_COUNTER	
	2.1.45	TCPWM_CNT3_COUNTER	
	2.1.40		
		TCPWM_CNT3_CC_BUFF	
	2.1.48 2.1.49	TCPWM_CNT3_PERIOD TCPWM_CNT3_PERIOD_BUFF	
	2.1.50	TCPWM_CNT3_TR_CTRL0	
	2.1.51	TCPWM_CNT3_TR_CTRL1	
	2.1.52	TCPWM_CNT3_TR_CTRL2	
	2.1.53	TCPWM_CNT3_INTR	
	2.1.54	TCPWM_CNT3_INTR_SET	
	2.1.55	TCPWM_CNT3_INTR_MASK	
	2.1.56	TCPWM_CNT3_INTR_MASKED	
	2.1.57	TCPWM_CNT4_CTRL	
	2.1.58	TCPWM_CNT4_STATUS	
	2.1.59	TCPWM_CNT4_COUNTER	
	2.1.60	TCPWM_CNT4_CC	
	2.1.61	TCPWM_CNT4_CC_BUFF	
	2.1.62	TCPWM_CNT4_PERIOD	
	2.1.63	TCPWM_CNT4_PERIOD_BUFF	
	2.1.64	TCPWM_CNT4_TR_CTRL0	
	2.1.65	TCPWM_CNT4_TR_CTRL1	
	2.1.66	TCPWM_CNT4_TR_CTRL2	
	2.1.67	TCPWM_CNT4_INTR	
	2.1.68	TCPWM_CNT4_INTR_SET	
	2.1.69	TCPWM_CNT4_INTR_MASK	
	2.1.70	TCPWM_CNT4_INTR_MASKED	185
3. CPL	J Sub Syst	tem (CPUSS) Registers	186
	3.1	Register Details	186
	3.1.1	CPUSS_SYSREQ	
	3.1.2	CPUSS_SYSARG	
	3.1.3	CPUSS_FLASH_CTL	
	3.1.4	CPUSS_ROM_CTL	



5. GPIC) - Comm	non Registers	192
	5.1	Register Details	192
	5.1.1	GPIO INTR CAUSE	
6. GPIC) - Port S	Specific Registers	194
	6.1	Register Details	194
	6.1.1	GPIO PRTO DR	
	6.1.2	GPIO_PRT0_PS	
	6.1.3	GPIO_PRT0_PC	
	6.1.4	GPIO_PRTO_INTR_CFG	
	6.1.5	GPIO_PRT0_INTR	
	6.1.6	GPIO_PRT0_PC2	205
	6.1.7	GPIO_PRT0_DR_SET	207
	6.1.8	GPIO_PRT0_DR_CLR	208
	6.1.9	GPIO_PRT0_DR_INV	209
	6.1.10	GPIO_PRT1_DR	210
	6.1.11	GPIO_PRT1_PS	211
	6.1.12	GPIO_PRT1_PC	213
	6.1.13	GPIO_PRT1_INTR_CFG	215
	6.1.14	GPIO_PRT1_INTR	217
	6.1.15	GPIO_PRT1_PC2	219
	6.1.16	GPIO_PRT1_DR_SET	221
	6.1.17	GPIO_PRT1_DR_CLR	
	6.1.18	GPIO_PRT1_DR_INV	
	6.1.19	GPIO_PRT2_DR	
	6.1.20	GPIO_PRT2_PS	
	6.1.21	GPIO_PRT2_PC	
	6.1.22	GPIO_PRT2_INTR_CFG	
	6.1.23	GPIO_PRT2_INTR	
	6.1.24	GPIO_PRT2_PC2	
	6.1.25	GPIO_PRT2_DR_SET	
	6.1.26	GPIO_PRT2_DR_CLR	
	6.1.27	GPIO_PRT2_DR_INV	
	6.1.28	GPIO_PRT3_DR	
	6.1.29	GPIO_PRT3_PS	
	6.1.30	GPIO_PRT3_PC	
	6.1.31	GPIO_PRT3_INTR_CFG	
	6.1.32	GPIO_PRT3_INTR	
	6.1.33	GPIO_PRT3_PC2	
	6.1.34	GPIO_PRT3_DR_SET	
	6.1.35	GPIO_PRT3_DR_CLR	
	6.1.36	GPIO_PRT3_DR_INV	
	6.1.37	GPIO_PRT4_DR	
	6.1.38	GPIO_PRT4_PS	
	6.1.39	GPIO_PRT4_PC	
	6.1.40	GPIO_PRT4_INTR_CFG	
	6.1.41	GPIO_PRT4_INTR	
	6.1.42	GPIO_PRT4_PC2	
	6.1.43	GPIO_PRT4_DR_SET	
	6.1.44	GPIO_PRT4_DR_CLR	
	6.1.45	GPIO_PRT4_DR_INV	263



7. Hig	jh Speed IO	Matrix (HSIOM) Registers	264
	7.1	Register Details	264
	7.1.1	HSIOM_PUMP_CTL	
8. HS	IOM - Port	Specific Registers	266
	8.1	Register Details	266
	8.1.1	HSIOM_PORT_SEL0	
	8.1.2	HSIOM_PORT_SEL1	269
	8.1.3	HSIOM_PORT_SEL2	271
	8.1.4	HSIOM_PORT_SEL3	273
	8.1.5	HSIOM_PORT_SEL4	275
9 I C	D Registers		277
J. LO	9.1	Register Details	
	9.1.1	LCD_ID	
	9.1.2	LCD_DIVIDER	
	9.1.3	LCD_CONTROL	
	9.1.4	LCD_DATA00	
	9.1.5	LCD_DATA01	
	9.1.6	LCD_DATA02	
	9.1.7	LCD DATA03	
	9.1.8	LCD DATA04	
	9.1.9	LCD_DATA10	
	9.1.10	LCD_DATA11	
	9.1.11	LCD_DATA12	
	9.1.12	LCD_DATA13	
	9.1.13	LCD DATA14	
		-	
10. Lo		Comparator (LPCOMP) Registers	292
	10.1	Register Details	
	10.1.1	LPCOMP_ID	
	10.1.2	LPCOMP_CONFIG	
	10.1.3	LPCOMP_INTR	
	10.1.4	LPCOMP_INTR_SET	
	10.1.5	LPCOMP_INTR_MASK	
	10.1.6	LPCOMP_INTR_MASKED	
	10.1.7	LPCOMP_TRIM1	
	10.1.8	LPCOMP_TRIM2	
	10.1.9	LPCOMP_TRIM3	
	10.1.10	LPCOMP_TRIM4	304
11. Pe	eripheral In	terconnect (PERI) Registers	305
	11.1	Register Details	305
	11.1.1	PERI_DIV_CMD	
	11.1.2	PERI_PCLK_CTL0	
	11.1.3	PERI_PCLK_CTL1	
	11.1.4	PERI_PCLK_CTL2	
	11.1.5	PERI_PCLK_CTL3	
	11.1.6	PERI_PCLK_CTL4	
	11.1.7	PERI_PCLK_CTL5	
	11.1.8	PERI_PCLK_CTL6	
	11.1.9	PERI_PCLK_CTL7	
		PERI PCLK CTL8	



	11.1.11	PERI_PCLK_CTL9	317
	11.1.12	PERI_PCLK_CTL10	
	11.1.13	PERI_DIV_16_CTL0	
	11.1.14	PERI_DIV_16_CTL1	
	11.1.15	PERI_DIV_16_CTL2	
	11.1.16	PERI_DIV_16_CTL3	
	11.1.17	PERI_DIV_16_CTL4	
	11.1.18	PERI_DIV_16_CTL5	
	11.1.19	PERI_DIV_16_5_CTL0	
	11.1.20	PERI_DIV_16_5_CTL1	
	11.1.21	PERI_TR_CTL	
12. S	Smart I/O Reg	gisters	331
	12.1	Register Details	331
	12.1.1	PRGIO_PRT0_CTL	333
	12.1.2	PRGIO_PRT0_SYNC_CTL	335
	12.1.3	PRGIO_PRT0_LUT_SEL0	
	12.1.4	PRGIO_PRT0_LUT_SEL1	
	12.1.5	PRGIO_PRT0_LUT_SEL2	
	12.1.6	PRGIO_PRT0_LUT_SEL3	
	12.1.7	PRGIO_PRT0_LUT_SEL4	
	12.1.8	PRGIO_PRT0_LUT_SEL5	346
	12.1.9	PRGIO_PRT0_LUT_SEL6	348
	12.1.10	PRGIO_PRT0_LUT_SEL7	350
	12.1.11	PRGIO_PRT0_LUT_CTL0	352
	12.1.12	PRGIO_PRT0_LUT_CTL1	
	12.1.13	PRGIO_PRT0_LUT_CTL2	
	12.1.14	PRGIO_PRT0_LUT_CTL3	358
	12.1.15	PRGIO_PRT0_LUT_CTL4	
	12.1.16	PRGIO_PRT0_LUT_CTL5	
	12.1.17	PRGIO_PRT0_LUT_CTL6	
	12.1.18	PRGIO_PRT0_LUT_CTL7	
	12.1.19	PRGIO_PRT0_DU_SEL	
	12.1.20	PRGIO_PRT0_DU_CTL	
	12.1.21	PRGIO_PRT0_DATA	
	12.1.22	PRGIO_PRT1_CTL	
	12.1.23	PRGIO_PRT1_SYNC_CTL	
	12.1.24	PRGIO_PRT1_LUT_SEL0	
	12.1.25	PRGIO_PRT1_LUT_SEL1	
	12.1.26	PRGIO_PRT1_LUT_SEL2	
	12.1.27	PRGIO_PRT1_LUT_SEL3	
	12.1.28	PRGIO_PRT1_LUT_SEL4	
	12.1.29	PRGIO_PRT1_LUT_SEL5	
	12.1.30	PRGIO_PRT1_LUT_SEL6	
	12.1.31	PRGIO_PRT1_LUT_SEL7	
	12.1.32	PRGIO_PRT1_LUT_CTL0	
	12.1.33	PRGIO_PRT1_LUT_CTL1	
	12.1.34	PRGIO_PRT1_LUT_CTL2	
	12.1.35	PRGIO_PRT1_LUT_CTL3	
	12.1.36	PRGIO_PRT1_LUT_CTL4	
	12.1.37	PRGIO_PRT1_LUT_CTL5	
	12.1.38	PRGIO_PRT1_LUT_CTL6	
	12.1.39	PRGIO_PRT1_LUT_CTL7	
	12.1.40	PRGIO PRT1 DU SEL	407



	12.1.41	PRGIO_PRT1_DU_CTL	409
	12.1.42	PRGIO_PRT1_DATA	410
13. Co	oreSight RC	OM Table Registers	411
	13.1	Register Details	411
	13.1.1	ROMTABLE_ADDR	412
	13.1.2	ROMTABLE_DID	413
	13.1.3	ROMTABLE_PID4	414
	13.1.4	ROMTABLE_PID5	415
	13.1.5	ROMTABLE_PID6	416
	13.1.6	ROMTABLE_PID7	417
	13.1.7	ROMTABLE_PID0	418
	13.1.8	ROMTABLE_PID1	419
	13.1.9	ROMTABLE_PID2	420
	13.1.10	ROMTABLE_PID3	421
	13.1.11	ROMTABLE_CID0	422
	13.1.12	ROMTABLE_CID1	423
	13.1.13	ROMTABLE_CID2	424
	13.1.14	ROMTABLE_CID3	425
14. Se	erial Comm	unication Block (SCB) Registers	426
	14.1	Register Details	426
	14.1.1	SCB0_CTRL	431
	14.1.2	SCB0_STATUS	435
	14.1.3	SCB0_SPI_CTRL	436
	14.1.4	SCB0_SPI_STATUS	439
	14.1.5	SCB0_UART_CTRL	440
	14.1.6	SCB0_UART_TX_CTRL	441
	14.1.7	SCB0_UART_RX_CTRL	442
	14.1.8	SCB0_UART_RX_STATUS	445
	14.1.9	SCB0_UART_FLOW_CTRL	446
	14.1.10	SCB0_I2C_CTRL	448
	14.1.11	SCB0_I2C_STATUS	
	14.1.12	SCB0_I2C_M_CMD	453
	14.1.13	SCB0_I2C_S_CMD	455
	14.1.14	SCB0_I2C_CFG	456
	14.1.15	SCB0_TX_CTRL	
	14.1.16	SCB0_TX_FIFO_CTRL	
	14.1.17	SCB0_TX_FIFO_STATUS	
	14.1.18	SCB0_TX_FIFO_WR	
	14.1.19	SCB0_RX_CTRL	
	14.1.20	SCB0_RX_FIFO_CTRL	
	14.1.21	SCB0_RX_FIFO_STATUS	
	14.1.22	SCB0_RX_MATCH	
	14.1.23	SCB0_RX_FIFO_RD	
	14.1.24	SCB0_RX_FIFO_RD_SILENT	
	14.1.25	SCB0_EZ_DATA0	
	14.1.26	SCB0_EZ_DATA1	
	14.1.27	SCB0_EZ_DATA2	
	14.1.28	SCB0_EZ_DATA3	
	14.1.29	SCB0_EZ_DATA4	
	14.1.30	SCB0_EZ_DATA5	
	14.1.31	SCB0_EZ_DATA6	
	14.1.32	SCB0_EZ_DATA7	475



14.1.33	SCB0_EZ_DATA8	
14.1.34	SCB0_EZ_DATA9	477
14.1.35	SCB0_EZ_DATA10	
14.1.36	SCB0_EZ_DATA11	
14.1.37	SCB0_EZ_DATA12	
14.1.38	SCB0_EZ_DATA13	
14.1.39	SCB0_EZ_DATA14	
14.1.40	SCB0_EZ_DATA15	
14.1.41	SCB0_EZ_DATA16	
14.1.42	SCB0_EZ_DATA17	
14.1.43	SCB0_EZ_DATA18	
14.1.44	SCB0_EZ_DATA19	
14.1.45	SCB0_EZ_DATA20	
14.1.46	SCB0_EZ_DATA21	
14.1.47	SCB0_EZ_DATA22	
14.1.48	SCB0_EZ_DATA23	
14.1.49	SCB0_EZ_DATA24	
14.1.50	SCB0_EZ_DATA25	
14.1.51	SCB0_EZ_DATA26	
14.1.52	SCB0_EZ_DATA27	
14.1.53	SCB0_EZ_DATA28	
14.1.54	SCB0_EZ_DATA29	
14.1.55	SCB0_EZ_DATA30	
14.1.56	SCB0_EZ_DATA31	
14.1.57	SCB0_INTR_CAUSE	
14.1.58	SCB0_INTR_I2C_EC	
14.1.59	SCB0_INTR_I2C_EC_MASK	
14.1.60	SCB0_INTR_I2C_EC_MASKED	
14.1.61	SCB0_INTR_SPI_EC	
14.1.62	SCB0_INTR_SPI_EC_MASKSCB0_INTR_SPI_EC_MASKED	
14.1.63 14.1.64	SCBO_INTR_SPI_EC_MASKED	
14.1.65	SCB0_INTR_M SET	
14.1.66	SCB0_INTR_M_MASK	
14.1.67	SCB0_INTR_M_MASKED	
14.1.68	SCB0_INTR_S	
14.1.69	SCB0_INTR_S	
14.1.70	SCB0_INTR_S_MASK	
14.1.70	SCB0_INTR_S_MASKED	
14.1.72	SCB0_INTR_TX	
14.1.73	SCB0_INTR_TX_SET	
14.1.74	SCB0_INTR_TX_MASK	
14.1.75	SCB0_INTR_TX_MASKED	
14.1.76	SCB0_INTR_RX	
14.1.77	SCB0_INTR_RX_SET	
14.1.78	SCB0_INTR_RX_MASK	
14.1.79	SCB0_INTR_RX_MASKED	
14.1.80	SCB1_CTRL	
14.1.81	SCB1_STATUS	
14.1.82	SCB1_SPI_CTRL	
14.1.83	SCB1_SPI_STATUS	
14.1.84	SCB1_UART_CTRL	
14.1.85	SCB1_UART_TX_CTRL	
14.1.86	SCB1_UART_RX_CTRL	



14.1.87	SCB1_UART_RX_STATUS	551
14.1.88	SCB1 UART FLOW CTRL	
14.1.89	SCB1_I2C_CTRL	
14.1.90	SCB1 I2C STATUS	
14.1.91	SCB1 I2C M CMD	
14.1.92	SCB1 I2C S CMD	
14.1.93	SCB1_I2C_CFG	
14.1.94	SCB1_TX_CTRL	
14.1.95	SCB1 TX FIFO CTRL	
14.1.96	SCB1 TX FIFO STATUS	
14.1.97	SCB1_TX_FIFO_WR	
14.1.98	SCB1_RX_CTRL	
14.1.99	SCB1_RX_FIFO_CTRL	
14.1.100	SCB1_RX_FIFO_STATUS	
14.1.101	SCB1_RX_MATCH	
_	SCB1_RX_FIFO_RD	
	SCB1_RX_FIFO_RD SILENT	
	SCB1_RX_FIFO_RD_SILENT	
	SCB1_EZ_DATA1	
	SCB1_EZ_DATA2	
	SCB1_EZ_DATA3	
	SCB1_EZ_DATA4	
	SCB1_EZ_DATA5	
	SCB1_EZ_DATA6	
	SCB1_EZ_DATA7	
	SCB1_EZ_DATA8	
	SCB1_EZ_DATA9	
	SCB1_EZ_DATA10	
	SCB1_EZ_DATA11	
	SCB1_EZ_DATA12	
	SCB1_EZ_DATA13	
	SCB1_EZ_DATA14	
	SCB1_EZ_DATA15	
	SCB1_EZ_DATA16	
	SCB1_EZ_DATA17	
	SCB1_EZ_DATA18	
14.1.123	SCB1_EZ_DATA19	593
	SCB1_EZ_DATA20	
	SCB1_EZ_DATA21	
14.1.126	SCB1_EZ_DATA22	596
14.1.127	SCB1_EZ_DATA23	597
14.1.128	SCB1_EZ_DATA24	598
14.1.129	SCB1_EZ_DATA25	599
14.1.130	SCB1_EZ_DATA26	600
14.1.131	SCB1_EZ_DATA27	601
14.1.132	SCB1_EZ_DATA28	602
	SCB1_EZ_DATA29	
	SCB1_EZ_DATA30	
	SCB1_EZ_DATA31	
	SCB1_INTR_CAUSE	
	SCB1_INTR_I2C_EC	
	SCB1_INTR_I2C_EC_MASK	
	SCB1 INTR I2C EC MASKED	
	SCB1 INTR SPLEC	



		SCB1_INTR_SPI_EC_MASK	
		SCB1_INTR_SPI_EC_MASKED	
	14.1.143	SCB1_INTR_M	615
		SCB1_INTR_M_SET	
		SCB1_INTR_M_MASK	
	14.1.146	SCB1_INTR_M_MASKED	618
	14.1.147	SCB1_INTR_S	619
	14.1.148	SCB1_INTR_S_SET	621
	14.1.149	SCB1_INTR_S_MASK	623
	14.1.150	SCB1_INTR_S_MASKED	625
		SCB1_INTR_TX	
	14.1.152	SCB1_INTR_TX_SET	629
	14.1.153	SCB1_INTR_TX_MASK	631
	14.1.154	SCB1_INTR_TX_MASKED	633
	14.1.155	SCB1_INTR_RX	635
	14.1.156	SCB1_INTR_RX_SET	637
	14.1.157	SCB1_INTR_RX_MASK	639
	14.1.158	SCB1_INTR_RX_MASKED	641
15. Sup	ervisory F	Flash (SFLASH) Registers	643
•	15.1	Register Details	643
	15.1.1	SFLASH_SILICON_ID	645
	15.1.2	SFLASH_HIB_KEY_DELAY	646
	15.1.3	SFLASH_DPSLP_KEY_DELAY	647
	15.1.4	SFLASH_SWD_CONFIG	648
	15.1.5	SFLASH_SWD_LISTEN	649
	15.1.6	SFLASH_FLASH_START	
	15.1.7	SFLASH_CSDV2_CSD0_ADC_TRIM1	651
	15.1.8	SFLASH_CSDV2_CSD0_ADC_TRIM2	652
	15.1.9	SFLASH_SAR_TEMP_MULTIPLIER	
	15.1.10	SFLASH_SAR_TEMP_OFFSET	
	15.1.11	SFLASH_IMO_TCTRIM_LT0	
	15.1.12	SFLASH_IMO_TCTRIM_LT1	
	15.1.13	SFLASH_IMO_TCTRIM_LT2	
	15.1.14	SFLASH_IMO_TCTRIM_LT3	
	15.1.15	SFLASH_IMO_TCTRIM_LT4	
	15.1.16	SFLASH_IMO_TCTRIM_LT5	
	15.1.17	SFLASH_IMO_TCTRIM_LT6	
	15.1.18	SFLASH_IMO_TCTRIM_LT7	
	15.1.19	SFLASH_IMO_TCTRIM_LT8	
	15.1.20	SFLASH_IMO_TCTRIM_LT9	
	15.1.21	SFLASH_IMO_TCTRIM_LT10	
	15.1.22	SFLASH_IMO_TCTRIM_LT11	
	15.1.23	SFLASH_IMO_TCTRIM_LT12	
	15.1.24	SFLASH_IMO_TCTRIM_LT13	
	15.1.25	SFLASH_IMO_TCTRIM_LT14	
	15.1.26	SFLASH_IMO_TCTRIM_LT15	
	15.1.27	SFLASH_IMO_TCTRIM_LT16	
	15.1.28	SFLASH_IMO_TCTRIM_LT17	
	15.1.29	SFLASH_IMO_TCTRIM_LT18	
	15.1.30	SFLASH_IMO_TCTRIM_LT19	
	15.1.31	SFLASH_IMO_TCTRIM_LT20	
	15.1.32	SFLASH_IMO_TCTRIM_LT21	
	15.1.33	SFLASH IMO TCTRIM LT22	677



	15.1.34	SFLASH_IMO_TCTRIM_LT23	678
	15.1.35	SFLASH_IMO_TCTRIM_LT24	679
	15.1.36	SFLASH_IMO_TRIM_LT0	
	15.1.37	SFLASH_IMO_TRIM_LT1	
	15.1.38	SFLASH IMO TRIM LT2	
	15.1.39	SFLASH_IMO_TRIM_LT3	
	15.1.40	SFLASH_IMO_TRIM_LT4	
	15.1.41	SFLASH_IMO_TRIM_LT5	
	15.1.42	SFLASH_IMO_TRIM_LT6	
	15.1.43	SFLASH_IMO_TRIM_LT7	
	15.1.44	SFLASH_IMO_TRIM_LT8	
	15.1.45	SFLASH_IMO_TRIM_LT9	
	15.1.46	SFLASH_IMO_TRIM_LT10	
	15.1.47	SFLASH_IMO_TRIM_LT11	
	15.1.48	SFLASH_IMO_TRIM_LT12	
	15.1.49	SFLASH_IMO_TRIM_LT13	
	15.1.50	SFLASH_IMO_TRIM_LT14	
	15.1.51	SFLASH_IMO_TRIM_LT15	
	15.1.52	SFLASH_IMO_TRIM_LT16	
	15.1.53	SFLASH_IMO_TRIM_LT17	
	15.1.54	SFLASH IMO TRIM LT18	
	15.1.55	SFLASH IMO TRIM LT19	
	15.1.56	SFLASH_IMO_TRIM_LT20	
	15.1.57	SFLASH_IMO_TRIM_LT21	
	15.1.58	SFLASH_IMO_TRIM_LT22	
	15.1.59	SFLASH_IMO_TRIM_LT23	
	15.1.60	SFLASH_IMO_TRIM_LT24	
16. SI	PC Interface	e (SPCIF) Registers	705
16. SI		e (SPCIF) Registers Register Details	
16. SI	16.1	Register Details	705
16. SI	16.1 16.1.1	Register DetailsSPCIF_GEOMETRY	705 706
16. SI	16.1 16.1.1 16.1.2	Register DetailsSPCIF_GEOMETRYSPCIF_INTR	705 706 708
16. SI	16.1 16.1.1 16.1.2 16.1.3	Register Details	705 706 708 709
16. SI	16.1 16.1.1 16.1.2	Register DetailsSPCIF_GEOMETRYSPCIF_INTR	
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5	Register Details	
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso	Register Details	
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso	Register Details	
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1	Register Details	
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASKED ources Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY	
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASKED ources Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT	
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASKED Durces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE	
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASKED Purces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT	
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5 17.1.6	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASKED Purces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT CLK_ILO_CONFIG	705
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5 17.1.6 17.1.7	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASKED Durces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT CLK_ILO_CONFIG CLK_IMO_CONFIG	705
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5 17.1.6 17.1.7	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASKED Durces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT CLK_ILO_CONFIG CLK_IMO_CONFIG CLK_DFT_SELECT	705
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5 17.1.6 17.1.7 17.1.8 17.1.9	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASKED Durces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT CLK_ILO_CONFIG CLK_IMO_CONFIG CLK_DFT_SELECT WDT_DISABLE_KEY	705
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5 17.1.6 17.1.7 17.1.8 17.1.9 17.1.10	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASK SPCIF_INTR_MASKED ources Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT CLK_ILO_CONFIG CLK_IMO_CONFIG CLK_DFT_SELECT WDT_DISABLE_KEY WDT_COUNTER	705 706 708 709 710 711 712 712 713 715 716 719 724 725 728
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5 17.1.6 17.1.7 17.1.8 17.1.9 17.1.10	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASKED Purces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT CLK_ILO_CONFIG CLK_IMO_CONFIG CLK_DFT_SELECT WDT_DISABLE_KEY WDT_COUNTER WDT_MATCH	705 706 708 709 710 711 712 712 713 715 716 719 721 723 724 725 728 729
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5 17.1.6 17.1.7 17.1.8 17.1.9 17.1.10 17.1.11	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASK SPCIF_INTR_MASKED Furces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT CLK_ILO_CONFIG CLK_IMO_CONFIG CLK_IMO_CONFIG CLK_DFT_SELECT WDT_DISABLE_KEY WDT_COUNTER WDT_MATCH SRSS_INTR	705 706 708 709 710 711 712 712 715 716 719 721 723 724 725 728 729
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5 17.1.6 17.1.7 17.1.8 17.1.9 17.1.10 17.1.11 17.1.12	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASK SPCIF_INTR_MASKED Purces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT CLK_ILO_CONFIG CLK_IMO_CONFIG CLK_IMO_CONFIG CLK_DFT_SELECT WDT_DISABLE_KEY WDT_COUNTER WDT_MATCH SRSS_INTR SRSS_INTR_SET	705 706 708 709 710 711 712 712 713 715 716 719 721 723 724 725 728 729 730
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5 17.1.6 17.1.7 17.1.8 17.1.9 17.1.10 17.1.11 17.1.12 17.1.13	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASK SPCIF_INTR_MASKED Furces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT CLK_ILO_CONFIG CLK_IMO_CONFIG CLK_IMO_CONFIG CLK_DFT_SELECT WDT_DISABLE_KEY WDT_COUNTER WDT_MATCH SRSS_INTR SRSS_INTR_SET SRSS_INTR_MASK	705 706 708 708 709 710 711 712 713 715 716 716 721 723 723 724 725 728 728 730 731
	16.1 16.1.1 16.1.2 16.1.3 16.1.4 16.1.5 ystem Reso 17.1 17.1.1 17.1.2 17.1.3 17.1.4 17.1.5 17.1.6 17.1.7 17.1.8 17.1.9 17.1.10 17.1.11 17.1.12	Register Details SPCIF_GEOMETRY SPCIF_INTR SPCIF_INTR_SET SPCIF_INTR_MASK SPCIF_INTR_MASK SPCIF_INTR_MASKED Purces Sub System Registers Register Details PWR_CONTROL PWR_KEY_DELAY PWR_DDFT_SELECT TST_MODE CLK_SELECT CLK_ILO_CONFIG CLK_IMO_CONFIG CLK_IMO_CONFIG CLK_DFT_SELECT WDT_DISABLE_KEY WDT_COUNTER WDT_MATCH SRSS_INTR SRSS_INTR_SET	705 706 708 709 710 711 711 712 713 715 715 716 719 721 723 724 725 728 729 730 731 732 733



	17.1.17	CLK_IMO_TRIM1	736
	17.1.18	CLK_IMO_TRIM2	
	17.1.19	PWR_PWRSYS_TRIM1	
	17.1.20	CLK_IMO_TRIM3	
18. Tir	mer, Count	er, PWM (TCPWM) Registers	740
	18.1	Register Details	740
	18.1.1	TCPWM_CTRL	
	18.1.2	TCPWM_CMD	
	18.1.3	TCPWM_INTR_CAUSE	
19. PE	RI Trigger	Group Control Registers	744
	19.1	Register Details	744
	19.1.1		
	19.1.2	PERI_TR_GROUP_TR_OUT_CTL1	
20. Wa	atch Crysta	al Oscillator (WCO) Registers	747
	20.1	Register Details	747
	20.1.1	WČO_CONFIG	
	20.1.2	WCO_STATUS	
	20.1.3	WCO_DPLL	
	20.1.4	WCO_TRIM	
Revisi	on History		755

Register Mapping



The Register Mapping section discusses the registers and lists all the registers in mapping tables, in address order. For Architecture details, refer to PSoC 4700S Family PSoC 4 Architecture Technical Reference Manual (TRM).

Register General Conventions

The register conventions specific to this section and the Register Reference chapter are listed in this table.

Convention	Example	Description
'x' in a register name	ACBxxCR1	Multiple instances/address ranges of the same register
R	R:00	Read register or bit(s)
W	W:00	Write register or bit(s)
WOC	WOC:0	Write one to clear
WZC	WZC:0	Write zero to clear
RC	RC:0	Read to clear
WC	WC:0	Write to clear
NA	NA:000	Reserved
U	R:U	Undefined
00	RW:00	Reset value is 0x00
XX	RW:XX	Register is not reset

Acronyms

This table lists the acronyms used in this document

Table 3-1. Acronyms

Symbol	Unit of Measure
ABUS	analog output bus
AC	alternating current
ADC	analog-to-digital converter
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
API	application programming interface
APOR	analog power-on reset
BC	broadcast clock
ВОМ	bill of materials
BR	bit rate
BRA	bus request acknowledge
BRQ	bus request
CAN	controller area network
CI	carry in
СМР	compare
СО	carry out



Table 3-1. Acronyms

Symbol	Unit of Measure
CPU	central processing unit
CRC	cyclic redundancy check
CSD	CapSense sigma delta
СТ	continuous time
DAC	digital-to-analog converter
DC	direct current
DI	digital or data input
DMA	direct memory access
DNL	differential nonlinearity
DO	digital or data output
DSI	digital signal interface
DSM	deep-sleep mode
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read only memory
EMIF	external memory interface
FB	feedback
FIFO	first in first out
FSR	full scale range
GPIO	general purpose I/O
HCI	host-controller interface
HFCLK	high-frequency clock
I ² C	inter-integrated circuit
IDE	integrated development environment
ILO	internal low-speed oscillator
IMO	internal main oscillator
INL	integral nonlinearity
I/O	input/output
IOR	I/O read
IOW	I/O write
IRES	initial power on reset
IRA	interrupt request acknowledge
IRQ	interrupt request
ISR	interrupt service routine
IVR	interrupt vector read
L2CAP	logical link control and adaptation protocol
LRb	last received bit
LRB	last received byte
LSb	least significant bit
LSB	least significant byte
LUT	lookup table
MISO	master-in-slave-out
MMIO	memory mapped input/output
MOSI	master-out-slave-in
MSb	most significant bit



Table 3-1. Acronyms

Symbol	Unit of Measure
MSB	most significant byte
PC	program counter
PCH	program counter high
PCL	program counter low
PD	power down
PGA	programmable gain amplifier
PM	power management
PMA	PSoC memory arbiter
POR	power-on reset
PPOR	precision power-on reset
PRS	pseudo random sequence
PSoC [®]	Programmable System-on-Chip
PSRR	power supply rejection ratio
PSSDC	power system sleep duty cycle
PWM	pulse width modulator
RAM	random-access memory
RETI	return from interrupt
RF	radio frequency
ROM	read only memory
RW	read/write
SAR	successive approximation register
SC	switched capacitor
SCB	serial communication block
SIE	serial interface engine
SIO	special I/O
SE0	single-ended zero
SNR	signal-to-noise ratio
SOF	start of frame
SOI	start of instruction
SP	stack pointer
SPD	sequential phase detector
SPI	serial peripheral interconnect
SPIM	serial peripheral interconnect master
SPIS	serial peripheral interconnect slave
SRAM	static random-access memory
SROM	supervisory read only memory
SSADC	single slope ADC
SSC	supervisory system call
SYSCLK	system clock
SWD	single wire debug
тс	terminal count
TD	transaction descriptors
UART	universal asynchronous receiver/transmitter
UDB	universal digital block



Table 3-1. Acronyms

Symbol	Unit of Measure
USB	universal serial bus
USBIO	USB I/O
wco	watch crystal oscillator
WDT	watchdog timer
WDR	watchdog reset
XRES	external reset
XRES_N	external reset, active low

1 Cortex M0+ (CM0+) Registers



This section discusses the CM0+ registers. It lists all the registers in mapping tables, in address order.

1.1 Register Details

CMOP_DWT_PID4 0xE0001FD0 CMOP_DWT_PID0 0xE0001FE0 CMOP_DWT_PID1 0xE0001FE4 CMOP_DWT_PID2 0xE0001FE8 CMOP_DWT_PID3 0xE0001FEC CMOP_DWT_CID0 0xE0001FF0 CMOP_DWT_CID1 0xE0001FF4 CMOP_DWT_CID2 0xE0001FF8 CMOP_DWT_CID3 0xE0002FD0 CMOP_BP_PID4 0xE0002FD0 CMOP_BP_PID0 0xE0002FE0 CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE8 CMOP_BP_CID3 0xE0002FE0 CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF0 CMOP_BP_CID2 0xE0002FF4 CMOP_BP_CID3 0xE0002FF0 CMOP_BP_CID3 0xE0002FF0 CMOP_SYST_CSR 0xE0002FF0 CMOP_SYST_CVR 0xE000E010 CMOP_SYST_CVR 0xE000E010 CMOP_SYST_CALIB 0xE000E010 CMOP_ISER 0xE000E100 CMOP_ISER 0xE000E200 CMOP_IPRO 0xE000E200	Register Name	Address
CMOP_DWT_PID1 0xE0001FE4 CMOP_DWT_PID2 0xE0001FE8 CMOP_DWT_PID3 0xE0001FEC CMOP_DWT_CID0 0xE0001FF0 CMOP_DWT_CID1 0xE0001FF4 CMOP_DWT_CID2 0xE0001FF8 CMOP_DWT_CID3 0xE0002FD0 CMOP_BP_PID4 0xE0002FD0 CMOP_BP_PID0 0xE0002FE0 CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE CMOP_BP_PID3 0xE0002FE CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF0 CMOP_BP_CID2 0xE0002FF6 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_CVR 0xE000E014 CMOP_SYST_CVR 0xE000E016 CMOP_SYST_CALIB 0xE000E100 CMOP_ISER 0xE000E100 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_DWT_PID4	0xE0001FD0
CMOP_DWT_PID2 0xE0001FEC CMOP_DWT_CID0 0xE0001FF0 CMOP_DWT_CID1 0xE0001FF4 CMOP_DWT_CID2 0xE0001FF8 CMOP_DWT_CID3 0xE0001FFC CMOP_BP_PID4 0xE0002FD0 CMOP_BP_PID0 0xE0002FE0 CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE8 CMOP_BP_PID3 0xE0002FEC CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF6 CMOP_BP_CID3 0xE0002FFC CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_CVR 0xE000E010 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E100 CMOP_ISER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ISPR 0xE000E200	CM0P_DWT_PID0	0xE0001FE0
CMOP_DWT_PID3 0xE0001FEC CMOP_DWT_CID0 0xE0001FF0 CMOP_DWT_CID1 0xE0001FF4 CMOP_DWT_CID2 0xE0001FF8 CMOP_DWT_CID3 0xE0001FFC CMOP_BP_PID4 0xE0002FD0 CMOP_BP_PID0 0xE0002FE0 CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE8 CMOP_BP_PID3 0xE0002FF0 CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF6 CMOP_BP_CID3 0xE0002FFC CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_CVR 0xE000E010 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E100 CMOP_ISER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_DWT_PID1	0xE0001FE4
CMOP_DWT_CID0 0xE0001FF0 CMOP_DWT_CID1 0xE0001FF4 CMOP_DWT_CID2 0xE0001FF8 CMOP_DWT_CID3 0xE0001FFC CMOP_BP_PID4 0xE0002FD0 CMOP_BP_PID4 0xE0002FE0 CMOP_BP_PID0 0xE0002FE0 CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE8 CMOP_BP_PID3 0xE0002FEC CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_CSR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E010 CMOP_ISER 0xE000E100 CMOP_ISER 0xE000E100 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E200	CM0P_DWT_PID2	0xE0001FE8
CMOP_DWT_CID1 0xE0001FF4 CMOP_DWT_CID2 0xE0001FF8 CMOP_DWT_CID3 0xE0001FFC CMOP_BP_PID4 0xE0002FD0 CMOP_BP_PID0 0xE0002FE0 CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE8 CMOP_BP_PID3 0xE0002FEC CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_CVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E100 CMOP_ISER 0xE000E100 CMOP_ISER 0xE000E100 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E200	CM0P_DWT_PID3	0xE0001FEC
CMOP_DWT_CID2 0xE0001FF8 CMOP_DWT_CID3 0xE0002FD0 CMOP_BP_PID4 0xE0002FE0 CMOP_BP_PID0 0xE0002FE0 CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE8 CMOP_BP_PID3 0xE0002FEC CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_CSR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E100 CMOP_ISER 0xE000E100 CMOP_ISER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_DWT_CID0	0xE0001FF0
CMOP_DWT_CID3 0xE0001FFC CMOP_BP_PID4 0xE0002FD0 CMOP_BP_PID0 0xE0002FE0 CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE8 CMOP_BP_PID3 0xE0002FEC CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_CVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E100 CMOP_ISER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ISPR 0xE000E280	CM0P_DWT_CID1	0xE0001FF4
CMOP_BP_PID4 0xE0002FD0 CMOP_BP_PID0 0xE0002FE0 CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE8 CMOP_BP_PID3 0xE0002FEC CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E100 CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E200 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_DWT_CID2	0xE0001FF8
CMOP_BP_PID0 0xE0002FE0 CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE8 CMOP_BP_PID3 0xE0002FEC CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E100 CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_DWT_CID3	0xE0001FFC
CMOP_BP_PID1 0xE0002FE4 CMOP_BP_PID2 0xE0002FE8 CMOP_BP_PID3 0xE0002FEC CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E100 CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E200 CMOP_ISPR 0xE000E280	CM0P_BP_PID4	0xE0002FD0
CMOP_BP_PID2 0xE0002FE8 CMOP_BP_PID3 0xE0002FEC CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E01C CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_BP_PID0	0xE0002FE0
CMOP_BP_CIDO 0xE0002FFC CMOP_BP_CIDO 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E01C CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_BP_PID1	0xE0002FE4
CMOP_BP_CID0 0xE0002FF0 CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E01C CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_BP_PID2	0xE0002FE8
CMOP_BP_CID1 0xE0002FF4 CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E01C CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_BP_PID3	0xE0002FEC
CMOP_BP_CID2 0xE0002FF8 CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E01C CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_BP_CID0	0xE0002FF0
CMOP_BP_CID3 0xE0002FFC CMOP_SYST_CSR 0xE000E010 CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E01C CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_BP_CID1	0xE0002FF4
CMOP_SYST_CSR 0xE000E010 CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E01C CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_BP_CID2	0xE0002FF8
CMOP_SYST_RVR 0xE000E014 CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E01C CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_BP_CID3	0xE0002FFC
CMOP_SYST_CVR 0xE000E018 CMOP_SYST_CALIB 0xE000E01C CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_SYST_CSR	0xE000E010
CMOP_SYST_CALIB 0xE000E01C CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_SYST_RVR	0xE000E014
CMOP_ISER 0xE000E100 CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_SYST_CVR	0xE000E018
CMOP_ICER 0xE000E180 CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_SYST_CALIB	0xE000E01C
CMOP_ISPR 0xE000E200 CMOP_ICPR 0xE000E280	CM0P_ISER	0xE000E100
CMOP_ICPR 0xE000E280	CM0P_ICER	0xE000E180
_	CM0P_ISPR	0xE000E200
CMOP_IPRO 0xE000E400	CM0P_ICPR	0xE000E280
	CM0P_IPR0	0xE000E400



CMOP_IPR1 0xE000E404 CMOP_IPR2 0xE000E408 CMOP_IPR3 0xE000E40C CMOP_IPR4 0xE000E410 CMOP_IPR5 0xE000E414 CMOP_IPR6 0xE000E418 CMOP_IPR7 0xE000E000 CMOP_CPUID 0xE000ED00 CMOP_ICSR 0xE000ED04 CMOP_AIRCR 0xE000ED0C CMOP_SCR 0xE000ED10 CMOP_SCR 0xE000ED10 CMOP_SCR 0xE000ED10 CMOP_SCR 0xE000ED10 CMOP_SHPR2 0xE000ED10 CMOP_SHPR3 0xE000ED20 CMOP_SCS_PID4 0xE000EPD0 CMOP_SCS_PID4 0xE000EPD0 CMOP_SCS_PID4 0xE000EPE0 CMOP_SCS_PID5 0xE000EPE4 CMOP_SCS_PID6 0xE000EPE0 CMOP_SCS_PID7 0xE000EPE0 CMOP_SCS_CID1 0xE000EPE0 CMOP_SCS_CID1 0xE000EPE0 CMOP_SCS_CID1 0xE000EPE0 CMOP_SCS_CID2 0xE000EPE0 CMOP_SCS_CID3 0xE000EPE0	Register Name	Address
CMOP_IPR3 0xE000E40C CMOP_IPR4 0xE000E410 CMOP_IPR5 0xE000E414 CMOP_IPR6 0xE000E418 CMOP_IPR7 0xE000E41C CMOP_CPUID 0xE000ED00 CMOP_CSR 0xE000ED04 CMOP_AIRCR 0xE000ED04 CMOP_SCR 0xE000ED10 CMOP_SCR 0xE000ED10 CMOP_SCR 0xE000ED14 CMOP_SHPR2 0xE000ED16 CMOP_SHPR3 0xE000ED20 CMOP_SHCSR 0xE000ED20 CMOP_SCS_PID4 0xE000EF00 CMOP_SCS_PID3 0xE000EF00 CMOP_SCS_PID4 0xE000EF60 CMOP_SCS_PID3 0xE000EF62 CMOP_SCS_PID3 0xE000EF62 CMOP_SCS_CID0 0xE000EF60 CMOP_SCS_CID1 0xE000EF60 CMOP_SCS_CID2 0xE000EF60 CMOP_SCS_CID3 0xE000EF60 CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_END 0xE00FF000 CMOP_ROM_PID4 0xE00FFF00 </td <td>CM0P_IPR1</td> <td>0xE000E404</td>	CM0P_IPR1	0xE000E404
CMOP_IPR6 0xE000E410 CMOP_IPR6 0xE000E414 CMOP_IPR6 0xE000E418 CMOP_IPR7 0xE000E41C CMOP_CPUID 0xE000ED00 CMOP_LCSR 0xE000ED04 CMOP_AIRCR 0xE000ED0C CMOP_SCR 0xE000ED10 CMOP_CCR 0xE000ED14 CMOP_SHPR2 0xE000ED20 CMOP_SHPR3 0xE000ED20 CMOP_SHCSR 0xE000ED20 CMOP_SCS_PID4 0xE000EP00 CMOP_SCS_PID4 0xE000EF00 CMOP_SCS_PID5 0xE000EFE0 CMOP_SCS_PID6 0xE000EFE0 CMOP_SCS_PID7 0xE000EFE0 CMOP_SCS_PID8 0xE000EFE0 CMOP_SCS_CID0 0xE000EFE0 CMOP_SCS_CID1 0xE000EFE0 CMOP_SCS_CID2 0xE000EFF0 CMOP_SCS_CID3 0xE000EFF0 CMOP_SCS_CID3 0xE00FF000 CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_END 0xE00FF000 CMOP_ROM_END 0xE00FF000 CMOP_ROM_PID4 0xE00FFF00 </td <td>CM0P_IPR2</td> <td>0xE000E408</td>	CM0P_IPR2	0xE000E408
CMOP_IPR6 0xE000E414 CMOP_IPR6 0xE000E418 CMOP_IPR7 0xE000E41C CMOP_CPUID 0xE000ED00 CMOP_ICSR 0xE000ED04 CMOP_AIRCR 0xE000ED0C CMOP_SCR 0xE000ED10 CMOP_SCR 0xE000ED10 CMOP_SHPR2 0xE000ED1C CMOP_SHPR3 0xE000ED20 CMOP_SHCSR 0xE000ED24 CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID5 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE0 CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFE0 CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF0 CMOP_SCS_CID2 0xE000EFF0 CMOP_SCS_CID3 0xE000EFF0 CMOP_SCS_CID3 0xE000EFF0 CMOP_SCS_CID3 0xE000EFF0 CMOP_ROM_SCS 0xE00FF00 CMOP_ROM_SCS 0xE00FF00 CMOP_ROM_BPU 0xE00FF00 CMOP_ROM_PID4 0xE00FFF00 CMOP_ROM_PID4 0xE00FFFE0<	CM0P_IPR3	0xE000E40C
CMOP_IPR6 0xE000E418 CMOP_IPR7 0xE000E41C CMOP_CPUID 0xE000ED00 CMOP_ICSR 0xE000ED04 CMOP_AIRCR 0xE000ED0C CMOP_SCR 0xE000ED10 CMOP_CCR 0xE000ED14 CMOP_SHPR2 0xE000ED20 CMOP_SHPR3 0xE000ED20 CMOP_SHCSR 0xE000ED20 CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID5 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE0 CMOP_SCS_PID2 0xE000EFE4 CMOP_SCS_PID3 0xE000EFE0 CMOP_SCS_CID0 0xE000EFE0 CMOP_SCS_CID1 0xE000EFE0 CMOP_SCS_CID2 0xE000EFE0 CMOP_SCS_CID3 0xE000EFF0 CMOP_SCS_CID3 0xE000EFF0 CMOP_SCS_CID3 0xE000EFF0 CMOP_ROM_SCS 0xE00FF00 CMOP_ROM_DWT 0xE00FF00 CMOP_ROM_BPU 0xE00FF00 CMOP_ROM_END 0xE00FFF00 CMOP_ROM_PID4 0xE00FFF00 CMOP_ROM_PID3 0xE00FFF	CM0P_IPR4	0xE000E410
CMOP_IPR7 0xE000E41C CMOP_CPUID 0xE000ED00 CMOP_ICSR 0xE000ED04 CMOP_AIRCR 0xE000ED0C CMOP_SCR 0xE000ED10 CMOP_CCR 0xE000ED14 CMOP_SHPR2 0xE000ED20 CMOP_SHPR3 0xE000ED20 CMOP_SHCSR 0xE000ED20 CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID5 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE0 CMOP_SCS_PID2 0xE000EFE4 CMOP_SCS_PID3 0xE000EFE0 CMOP_SCS_CID0 0xE000EFE0 CMOP_SCS_CID1 0xE000EFE0 CMOP_SCS_CID2 0xE000EFF0 CMOP_SCS_CID3 0xE000EFF0 CMOP_SCS_CID3 0xE000EFF0 CMOP_ROM_SCS 0xE00FF00 CMOP_ROM_SCS 0xE00FF00 CMOP_ROM_DWT 0xE00FF00 CMOP_ROM_END 0xE00FFF00 CMOP_ROM_END 0xE00FFF00 CMOP_ROM_PID4 0xE00FFF00 CMOP_ROM_PID3 0xE00	CM0P_IPR5	0xE000E414
CMOP_CPUID 0xE000ED00 CMOP_JCSR 0xE000ED04 CMOP_AIRCR 0xE000ED0C CMOP_SCR 0xE000ED10 CMOP_SCR 0xE000ED10 CMOP_SHPR2 0xE000ED1C CMOP_SHPR3 0xE000ED20 CMOP_SHCSR 0xE000ED24 CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID5 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE0 CMOP_SCS_PID2 0xE000EFE0 CMOP_SCS_PID3 0xE000EFE0 CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF0 CMOP_SCS_CID2 0xE000EFF4 CMOP_SCS_CID3 0xE000EFF6 CMOP_SCS_CID3 0xE000EFF0 CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_BDU 0xE00FF004 CMOP_ROM_BDU 0xE00FF008 CMOP_ROM_END 0xE00FF00 CMOP_ROM_END 0xE00FFF00 CMOP_ROM_END 0xE00FFFE0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID3 0xE00FFFF6 CMOP_ROM_PID3	CM0P_IPR6	0xE000E418
CMOP_ICSR 0xE000ED04 CMOP_AIRCR 0xE000ED0C CMOP_SCR 0xE000ED10 CMOP_CCR 0xE000ED14 CMOP_SHPR2 0xE000ED1C CMOP_SHPR3 0xE000ED20 CMOP_SHCSR 0xE000ED24 CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID4 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE0 CMOP_SCS_PID2 0xE000EFE4 CMOP_SCS_PID3 0xE000EFE0 CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF0 CMOP_SCS_CID2 0xE000EFF4 CMOP_SCS_CID3 0xE000EFF6 CMOP_SCS_CID3 0xE000EFF6 CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_BDU 0xE00FF004 CMOP_ROM_BDU 0xE00FF008 CMOP_ROM_END 0xE00FF00 CMOP_ROM_END 0xE00FF00 CMOP_ROM_END 0xE00FFFD0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID3 0xE00FFFE6 CMOP_ROM_PID3 0xE00FFFF6 CMOP_ROM_CID1 <t< td=""><td>CM0P_IPR7</td><td>0xE000E41C</td></t<>	CM0P_IPR7	0xE000E41C
CMOP_SCR 0xE000ED0C CMOP_SCR 0xE000ED10 CMOP_CCR 0xE000ED14 CMOP_SHPR2 0xE000ED1C CMOP_SHPR3 0xE000ED20 CMOP_SHCSR 0xE000ED4 CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID5 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE4 CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFF0 CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_PID4 0xE00FFF0C CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID3 0xE00FFFE0 CMOP_ROM_PID3 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID1 0xE00FFFF8	CM0P_CPUID	0xE000ED00
CMOP_SCR 0xE000ED10 CMOP_CCR 0xE000ED14 CMOP_SHPR2 0xE000ED1C CMOP_SHPR3 0xE000ED20 CMOP_SHCSR 0xE000ED24 CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID5 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE4 CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFE0 CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF0 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFF0 CMOP_ROM_SCS 0xE00FF00 CMOP_ROM_BCS 0xE00FF00 CMOP_ROM_BPU 0xE00FF00 CMOP_ROM_BPU 0xE00FF00 CMOP_ROM_END 0xE00FFCC CMOP_ROM_CSMT 0xE00FFF00 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID5 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE0 CMOP_ROM_PID3 0xE00FFFFE CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF8	CM0P_ICSR	0xE000ED04
CMOP_SHPR2 0xE000ED1C CMOP_SHPR3 0xE000ED20 CMOP_SHCSR 0xE000ED24 CMOP_SCS_PID4 0xE000EPD0 CMOP_SCS_PID0 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE4 CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFE0 CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFF0 CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_BCS 0xE00FF000 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFCD CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID5 0xE00FFFE6 CMOP_ROM_PID3 0xE00FFFE6 CMOP_ROM_PID3 0xE00FFFFE CMOP_ROM_CID1 0xE00FFFF6 CMOP_ROM_CID1 0xE00FFFF6	CM0P_AIRCR	0xE000ED0C
CMOP_SHPR3 0xE000ED1C CMOP_SHCSR 0xE000ED24 CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID0 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE4 CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFEC CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFFC CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_BPU 0xE00FF00C CMOP_ROM_END 0xE00FFCC CMOP_ROM_CSMT 0xE00FFFD0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE0 CMOP_ROM_PID2 0xE00FFFE0 CMOP_ROM_PID3 0xE00FFFFC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_SCR	0xE000ED10
CMOP_SHCSR 0xE000ED20 CMOP_SCS_PID4 0xE000ED0 CMOP_SCS_PID0 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE4 CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFEC CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFFC CMOP_SCS_CID3 0xE000FF000 CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_END 0xE00FFF0C CMOP_ROM_CSMT 0xE00FFFD0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE6 CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_CCR	0xE000ED14
CMOP_SHCSR 0xE000ED24 CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID0 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE4 CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFEC CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_BOWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_SHPR2	0xE000ED1C
CMOP_SCS_PID4 0xE000EFD0 CMOP_SCS_PID0 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE4 CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFEC CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_END 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE8 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFE0 CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_SHPR3	0xE000ED20
CMOP_SCS_PID0 0xE000EFE0 CMOP_SCS_PID1 0xE000EFE4 CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFEC CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF6 CMOP_SCS_CID3 0xE00FF00 CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF008 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFF0C CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE0 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFE0 CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF8	CM0P_SHCSR	0xE000ED24
CMOP_SCS_PID1 0xE000EFE4 CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFEC CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFEC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF8	CM0P_SCS_PID4	0xE000EFD0
CMOP_SCS_PID2 0xE000EFE8 CMOP_SCS_PID3 0xE000EFEC CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFFC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_SCS_PID0	0xE000EFE0
CMOP_SCS_PID3 0xE000EFEC CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFE0 CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_SCS_PID1	0xE000EFE4
CMOP_SCS_CID0 0xE000EFF0 CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID4 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFFC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_SCS_PID2	0xE000EFE8
CMOP_SCS_CID1 0xE000EFF4 CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_END 0xE00FFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID5 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFE0 CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID1 0xE00FFFF8	CM0P_SCS_PID3	0xE000EFEC
CMOP_SCS_CID2 0xE000EFF8 CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFE0 CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID1 0xE00FFFF8	CM0P_SCS_CID0	0xE000EFF0
CMOP_SCS_CID3 0xE000EFFC CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFFC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_SCS_CID1	0xE000EFF4
CMOP_ROM_SCS 0xE00FF000 CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFFC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_SCS_CID2	0xE000EFF8
CMOP_ROM_DWT 0xE00FF004 CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFEC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_SCS_CID3	0xE000EFFC
CMOP_ROM_BPU 0xE00FF008 CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFEC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_ROM_SCS	0xE00FF000
CMOP_ROM_END 0xE00FF00C CMOP_ROM_CSMT 0xE00FFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFEC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_ROM_DWT	0xE00FF004
CMOP_ROM_CSMT 0xE00FFFCC CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFEC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_ROM_BPU	0xE00FF008
CMOP_ROM_PID4 0xE00FFFD0 CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFEC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_ROM_END	0xE00FF00C
CMOP_ROM_PID0 0xE00FFFE0 CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFEC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_ROM_CSMT	0xE00FFFCC
CMOP_ROM_PID1 0xE00FFFE4 CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFEC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_ROM_PID4	0xE00FFFD0
CMOP_ROM_PID2 0xE00FFFE8 CMOP_ROM_PID3 0xE00FFFEC CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_ROM_PID0	0xE00FFFE0
CM0P_ROM_PID3 0xE00FFFEC CM0P_ROM_CID0 0xE00FFFF0 CM0P_ROM_CID1 0xE00FFFF4 CM0P_ROM_CID2 0xE00FFFF8	CM0P_ROM_PID1	0xE00FFFE4
CMOP_ROM_CID0 0xE00FFFF0 CMOP_ROM_CID1 0xE00FFFF4 CMOP_ROM_CID2 0xE00FFFF8	CM0P_ROM_PID2	0xE00FFFE8
CM0P_ROM_CID1 0xE00FFF4 CM0P_ROM_CID2 0xE00FFFF8	CM0P_ROM_PID3	0xE00FFFEC
CM0P_ROM_CID2 0xE00FFFF8	CM0P_ROM_CID0	0xE00FFFF0
	CM0P_ROM_CID1	0xE00FFFF4
CM0P_ROM_CID3 0xE00FFFFC	CM0P_ROM_CID2	0xE00FFFF8
	CM0P_ROM_CID3	0xE00FFFFC



1.1.1 CM0P_DWT_PID4

Watchpoint Unit CoreSight ROM Table Peripheral ID #4

Address: 0xE0001FD0 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				F	?			
HW Access				No	ne			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				F	?			
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				No	ne			
Name				VALUE	[23:16]			
Bits	31	31 30 29 28 27 26 25 24						
SW Access	R							
HW Access				No	ne			
Name				VALUE	[31:24]			

Bits	Name	Description
31:0	VALUE	Peripheral ID #4
		Default Value: 4



1.1.2 CM0P_DWT_PID0

Watchpoint Unit CoreSight ROM Table Peripheral ID #0

Address: 0xE0001FE0
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				F	?			
HW Access				No	ne			
Name				VALU	≣ [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				F	₹			
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	₹			
HW Access				No	ne			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE Peripheral ID #0
Default Value: 10



1.1.3 CM0P_DWT_PID1

Watchpoint Unit CoreSight ROM Table Peripheral ID #1

Address: 0xE0001FE4
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				·	?			
HW Access				No	ne			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				F	₹			
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				No	ne			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE Peripheral ID #1
Default Value: 176



1.1.4 CM0P_DWT_PID2

Watchpoint Unit CoreSight ROM Table Peripheral ID #2

Address: 0xE0001FE8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				F	?			
HW Access				No	ne			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				F	?			
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				No	ne			
Name				VALUE	[23:16]			
Bits	31	31 30 29 28 27 26 25 24						
SW Access	R							
HW Access				No	ne			
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE Peripheral ID #2
Default Value: 11



1.1.5 CM0P_DWT_PID3

Watchpoint Unit CoreSight ROM Table Peripheral ID #3

Address: 0xE0001FEC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				F	?					
HW Access				No	ne					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits	Name	Description
31:0	VALUE	Peripheral ID #3
		Default Value: 0



1.1.6 CM0P_DWT_CID0

Watchpoint Unit CoreSight ROM Table Component ID #0

Address: 0xE0001FF0
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				F	₹					
HW Access				No	one					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[31:24]					

Bits Name Description
31:0 VALUE Component ID #0
Default Value: 13



1.1.7 CM0P_DWT_CID1

Watchpoint Unit CoreSight ROM Table Component ID #1

Address: 0xE0001FF4
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				F	?					
HW Access				No	ne					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Component ID #1
Default Value: 224



1.1.8 CM0P_DWT_CID2

Watchpoint Unit CoreSight ROM Table Component ID #2

Address: 0xE0001FF8
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				F	₹					
HW Access				No	one					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[31:24]					

Bits	Name	Description
31:0	VALUE	Component ID #2
		Default Value: 5



1.1.9 CM0P_DWT_CID3

Watchpoint Unit CoreSight ROM Table Component ID #3

Address: 0xE0001FFC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				·	?					
HW Access				No	ne					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				·	₹					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Component ID #3
Default Value: 177



1.1.10 CM0P_BP_PID4

Breakpoint Unit CoreSight ROM Table Peripheral ID #4

Address: 0xE0002FD0 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				F	?					
HW Access				No	ne					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits	Name	Description
31:0	VALUE	Peripheral ID #4
		Default Value: 4



1.1.11 CM0P_BP_PID0

Breakpoint Unit CoreSight ROM Table Peripheral ID #0

Address: 0xE0002FE0
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				·	?					
HW Access				No	ne					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				·	₹					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Peripheral ID #0
Default Value: 11



1.1.12 CM0P_BP_PID1

Breakpoint Unit CoreSight ROM Table Peripheral ID #1

Address: 0xE0002FE4
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				F	?					
HW Access				No	ne					
Name				VALU	≣ [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	₹					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Peripheral ID #1
Default Value: 176



1.1.13 CM0P_BP_PID2

Breakpoint Unit CoreSight ROM Table Peripheral ID #2

Address: 0xE0002FE8
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				F	?					
HW Access				No	ne					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Peripheral ID #2
Default Value: 11



1.1.14 CM0P_BP_PID3

Breakpoint Unit CoreSight ROM Table Peripheral ID #3

Address: 0xE0002FEC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	ne			
Name	VALUE [7:0] 15 14 13 12 11 10 9 8 R None VALUE [15:8]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	R None							
Name	VALUE [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access				No	ne			
Name				VALUE	[31:24]			

Bits	Name	Description		
31:0	VALUE	Peripheral ID #3		
		Default Value: 0		



1.1.15 CM0P_BP_CID0

Breakpoint Unit CoreSight ROM Table Component ID #0

Address: 0xE0002FF0
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access				No	one			
Name	VALUE [31:24]							

Bits Name Description
31:0 VALUE Component ID #0
Default Value: 13



1.1.16 CM0P_BP_CID1

Breakpoint Unit CoreSight ROM Table Component ID #1

Address: 0xE0002FF4
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access				No	one			
Name	VALUE [31:24]							

Bits Name Description

31:0 VALUE Component ID #1
Default Value: 224



1.1.17 CM0P_BP_CID2

Breakpoint Unit CoreSight ROM Table Component ID #2

Address: 0xE0002FF8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	ne			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				F	₹			
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				No	ne			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name				VALUE	[31:24]			

Bits	Name	Description
31:0	VALUE	Component ID #2
		Default Value: 5



1.1.18 CM0P_BP_CID3

Breakpoint Unit CoreSight ROM Table Component ID #3

Address: 0xE0002FFC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	ne			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				F	?			
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				No	ne			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE Component ID #3
Default Value: 177



1.1.19 CM0P_SYST_CSR

SysTick Control & Status Address: 0xE000E010 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None RW						RW
HW Access			None			R	R	R
Name		None [7:3] CLK- SOURC					TICKINT	ENABLE
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				None				R
HW Access				None				RW
Name				None [23:17]				COUNT- FLAG
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
16	COUNTFLAG	Indicates whether the counter has counted to "0" since the last read of this register: '0': counter has not counted to "0". '1': counter has counted to "0".
		COUNTFLAG is set to '1' by a count transition from "1" to "0". COUNTFLAG is cleared to '0' by a read of this register, and by any write to the SYST_CVR register. Default Value: 0
2	CLKSOURCE	Indicates the SysTick counter clock source: '0': SysTick uses the low frequency clock "clk_lf". For this mode to function, "clk_lf" should be less than half the frequency of "clk_sys". Note that "clk_lf" is generated by a low accuracy ILO (Internal Low power Oscillator), with a target frequency of 32.768 kHz (frequency can be as low as 15 KHz and as high as 60 kHz). '1': SysTick uses the system/processor clock "clk_sys". Default Value: 0



(continued)

1 TICKINT Indicates whether counting to "0" causes the status of the SysTick exception to change to pend-

ing:

'0': count to "0" does not affect the SysTick exception status.
'1': count to "0" changes the SysTick exception status to pending.

Changing the value of the counter to "0" by writing zero to the SYST_CVR register to "0" never

changes the status of the SysTick exception.

Default Value: 0

0 ENABLE Indicates the enabled status of the SysTick counter:

'0': counter is disabled.
'1': counter is operating.
Default Value: 0



1.1.20 CM0P_SYST_RVR

SysTick Reload Value Address: 0xE000E014 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				F	₹				
Name				RELOA	D [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				R	W				
HW Access		R							
Name	RELOAD [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				R	W				
HW Access				F	2				
Name				RELOAD	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access	None								
Name	None [31:24]								

Bits	Name	Description
23:0	RELOAD	The value to load into the SYST_CVR register when the counter reaches 0. Default Value: X

PSoC 4700S Family PSoC 4 Registers TRM, Document No. 002-21341 Rev. **



1.1.21 CM0P_SYST_CVR

SysTick Current Value
Address: 0xE000E018
Retention: Retained

Bits	7	6	5	4	3	2	1	0					
SW Access	RW												
HW Access				F	₹								
Name				CURRE	NT [7:0]								
Bits	15	14	13	12	11	10	9	8					
SW Access				R	W								
HW Access		R											
Name	CURRENT [15:8]												
Bits	23	22	21	20	19	18	17	16					
SW Access				R	W								
HW Access				F	2								
Name				CURREN	IT [23:16]								
Bits	31	30	29	28	27	26	25	24					
SW Access		None											
HW Access	None												
Name				None [31:24]			None [31:24]					

Bits Name Description

23:0 CURRENT Current counter value.

This is the value of the counter at the time it is sampled.



1.1.22 CM0P_SYST_CALIB

SysTick Calibration Value
Address: 0xE000E01C
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	<u> </u>	R							
HW Access					W				
Name				TENM	S [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				F	?				
HW Access		RW							
Name		TENMS [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				F	?				
HW Access				R'	W				
Name				TENMS	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	R	R			N	one			
HW Access	None	RW	None						
Name	NOREF	SKEW None [29:24]							

Bits	Name	Description
31	NOREF	Indicates whether an implementation defined reference clock is provided: '0': the reference clock is provided. '1': the reference clock is not provided. When this bit is '1', the SYST_CSR.CLKSOURCEis forced to '1' and cannot be cleared to '0'. Default Value: 0
30	SKEW	Indicates whether the 10ms calibration value is exact: '0': 10ms calibration value is exact. '1': 10ms calibration value is inexact, because of the clock frequency. Default Value: X
23:0	TENMS	Optionally, holds a reload value to be used for 10ms (100Hz) timing, subject to system clock skew errors. If this field is "0", the calibration value is not known. Default Value: X



1.1.23 **CM0P_ISER**

Interrupt Set-Enable Register

Address: 0xE000E100 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S							
HW Access				F	₹			
Name				SETEN	IA [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				RW	/1S	'		
HW Access		R						
Name	SETENA [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				RW	/1S			
HW Access				F	₹			
Name				SETENA	A [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	RW1S							
HW Access	R							
Name	SETENA [31:24]							

Bits	Name	Description
------	------	-------------

31:0 SETENA Enables, or reads the enabled state of one or more interrupts. Each bit corresponds to the same

 $numbered\ interrupt.$



1.1.24 **CM0P_ICER**

Interrupt Clear Enable Register

Address: 0xE000E180 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				RW	/1C			
HW Access				F	₹			
Name				CLREN	IA [7:0]			
Bits	15	15 14 13 12 11 10 9						
SW Access		RW1C						
HW Access		R						
Name	CLRENA [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				RW	/1C	'	'	
HW Access				F	₹			
Name				CLREN	A [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				RW	/1C			
HW Access		R						
Name				CLREN	A [31:24]			

Bits	Name	Description
------	------	-------------

31:0 CLRENA

Disables, or reads the enabled state of one or more interrupts. Each bit corresponds to the same numbered interrupt.



1.1.25 CM0P_ISPR

Interrupt Set-Pending Register

Address: 0xE000E200 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				RW	/1S			
HW Access				F	२			
Name				SETPE	ND [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				RW	/1S			
HW Access		R						
Name	SETPEND [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				RW	/1S			
HW Access				F	₹			
Name				SETPEN	D [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				RW	/1S			
HW Access		R						
Name				SETPEN	D [31:24]			

Bits	Name	Description

31:0 SETPEND Changes the state of one or more interrupts to pending. Each bit corresponds to the same num-

bered interrupt.



1.1.26 CM0P_ICPR

Interrupt Clear-Pending Register

Address: 0xE000E280 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				RW	/1C			
HW Access				F	₹			
Name				CLRPE	ND [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				RW	/1C			
HW Access		R						
Name	CLRPEND [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access			'	RW	/1C			
HW Access				F	₹			
Name				CLRPEN	D [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				RW	/1C			
HW Access		R						
Name				CLRPEN	D [31:24]			

Bits	Name	Description
------	------	-------------

31:0 CLRPEND Changes the state of one or more interrupts to not pending. Each bit corresponds to the same numbered interrupt.
Default Value: 0



1.1.27 CM0P_IPR0

Interrupt Priority Registers
Address: 0xE000E400

Bits	7	6	5	4	3	2	1	0		
SW Access	R'	W		None						
HW Access	F	₹			No	one				
Name	PRI_N	0 [7:6]			None	e [5:0]				
Bits	15	14	13	12	11	10	9	8		
SW Access	RW				No	one				
HW Access	R			None						
Name	PRI_N1 [15:14]		None [13:8]							
Bits	23	22	21	20	19	18	17	16		
SW Access	R'	W			No	one				
HW Access	F	₹	None							
Name	PRI_N2	[23:22]			None	[21:16]				
Bits	31	30	29	28	27	26	25	24		
SW Access	R'	W	None							
HW Access	F	₹			No	one				
	PRI_N3		+							

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.28 CM0P_IPR1

Interrupt Priority Registers
Address: 0xE000E404
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W			No	one			
HW Access	F	₹			No	one			
Name	PRI_N	10 [7:6]			None	e [5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	R	W			No	one			
HW Access	F	₹			None				
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R	W			No	one			
HW Access	F	₹		None					
Name	PRI_N2	2 [23:22]			None	[21:16]			
Bits	31	30	29	28	27	26	25	24	
SW Access	R	W	None			<u> </u>			
HW Access	F	₹			No	one			
Name	PRI_N3	3 [31:30]	None [29:24]		[29:24]				

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.29 CM0P_IPR2

Interrupt Priority Registers
Address: 0xE000E408

Bits	7	6	5	4	3	2	1	0		
SW Access	R'	W		None						
HW Access	F	₹			No	one				
Name	PRI_N	0 [7:6]			None	e [5:0]				
Bits	15	14	13	12	11	10	9	8		
SW Access	RW				No	one				
HW Access	R			None						
Name	PRI_N1 [15:14]		None [13:8]							
Bits	23	22	21	20	19	18	17	16		
SW Access	R'	W			No	one				
HW Access	F	₹	None							
Name	PRI_N2	[23:22]			None	[21:16]				
Bits	31	30	29	28	27	26	25	24		
SW Access	R'	W	None							
HW Access	F	₹			No	one				
	PRI_N3		+							

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.30 CM0P_IPR3

Interrupt Priority Registers
Address: 0xE000E40C
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	W	None					
HW Access	F	₹			N	one		
Name	PRI_N	0 [7:6]			None	e [5:0]		
Bits	15	14	13	12	11	10	9	8
SW Access	RW				No	one		
HW Access	R			None				
Name	PRI_N1 [15:14]		None [13:8]					
Bits	23	22	21	20	19	18	17	16
SW Access	R	W	None					
HW Access	F	₹	None					
Name	PRI_N2	PRI_N2 [23:22] None [21:16]						
Bits	31	30	29	28	27	26	25	24
SW Access	R	W			No	one		
HW Access	F	₹			No	one		
Name	PRI N3	[31:30]	None [29:24]					

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.31 CM0P_IPR4

Interrupt Priority Registers
Address: 0xE000E410

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None					
HW Access	F	₹			No	ne			
Name	PRI_N	0 [7:6]			None	[5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				No	ne			
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R'	W	None						
HW Access	F	₹	None						
Name	PRI_N2	[23:22]	None [21:16]						
Bits	31	30	29	28	27	26	25	24	
SW Access	R'	W			No	ne			
HW Access	F	₹			No	ne			
	R PRI_N3 [31:30]		None [29:24]						

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.32 CM0P_IPR5

Interrupt Priority Registers
Address: 0xE000E414

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None					
HW Access	F	₹			No	ne			
Name	PRI_N	0 [7:6]			None	[5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				No	ne			
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R'	W	None						
HW Access	F	₹	None						
Name	PRI_N2	[23:22]	None [21:16]						
Bits	31	30	29	28	27	26	25	24	
SW Access	R'	W			No	ne			
HW Access	F	₹			No	ne			
	R PRI_N3 [31:30]		None [29:24]						

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.33 CM0P_IPR6

Interrupt Priority Registers
Address: 0xE000E418

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None					
HW Access	F	₹			No	ne			
Name	PRI_N	0 [7:6]			None	[5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				No	ne			
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R'	W	None						
HW Access	F	₹	None						
Name	PRI_N2	[23:22]	None [21:16]						
Bits	31	30	29	28	27	26	25	24	
SW Access	R'	W			No	ne			
HW Access	F	₹			No	ne			
	R PRI_N3 [31:30]		None [29:24]						

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.34 CM0P_IPR7

Interrupt Priority Registers
Address: 0xE000E41C
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	W		None				
HW Access	F	₹			No	one		
Name	PRI_N	0 [7:6]			None	e [5:0]		
Bits	15	14	13	12	11	10	9	8
SW Access	RW				No	one		
HW Access	R		None					
Name	PRI_N1 [15:14]		None [13:8]					
Bits	23	22	21	20	19	18	17	16
SW Access	R	W	None					
HW Access	F	?	None					
Name	PRI_N2	RI_N2 [23:22] None [21:16]						
Bits	31	30	29	28	27	26	25	24
SW Access	R	W		None				
HW Access	F	?			No	one		
Name	PRI_N3	[31:30]	None [29:24]					

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.35 **CM0P_CPUID**

CPUID Register

Address: 0xE000ED00 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		ſ	R		R				
HW Access		No	one		None				
Name		PARTN	NO [7:4]			REVISI	ON [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		R							
HW Access		None							
Name	PARTNO [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access		ſ	R			·	R		
HW Access		No	one		None				
Name		VARIAN	T [23:20]			CONSTAI	NT [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access				F	?	'			
HW Access				No	ne				
Name				IMPLEMEN	TER [31:24]				

Bits	Name	Description
31 : 24	IMPLEMENTER	Implementer code for ARM. Default Value: 65
23:20	VARIANT	Implementation defined. In ARM implementations this is the major revision number n in the rn part of the rnpn revision status, Product revision status on page xii. Default Value: 0
19 : 16	CONSTANT	Indicates the architecture, ARMv6-M Default Value: 12
15 : 4	PARTNO	Indicates part number, Cortex-M0+ Default Value: 3168
3:0	REVISION	Indicates revision. In ARM implementations this is the minor revision number n in the pn part of the rnpn revision status. Default Value: 1



1.1.36 **CM0P_ICSR**

Interrupt Control State Register

Address: 0xE000ED04
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R						
HW Access				R	W			
Name				VECTAC.	TIVE [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		F	₹			None		R
HW Access		R	W			None		RW
Name		VECTPEND	DING [15:12]		I None I11:0I I			VECTAC- TIVE
Bits	23	22	21	20	19	18	17	16
SW Access	R	R	None			R		
HW Access	RW	RW	None			RW		
Name	ISRPRE- EMPT	ISRPEND- ING	None		VEC	TPENDING [2	0:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	RW1S	No	ne	RW1S	RW1C	RW1S	RW1C	None
HW Access	RW	None			R	RW	R	None
Name	NMIPEND- SET	None	[30:29]	PENDSV- SET	PENDSV- CLR	PENDST- SETb	PENDST- CLR	None

Bits	Name	Description
31	NMIPENDSET	Activates an NMI exception or reads back the current state. Because NMI is the highest priority exception, it activates as soon as it is registered. Default Value: 0
28	PENDSVSET	Sets a pending PendSV interrupt or reads back the current state. Use this normally to request a context switch. Writing PENDSVSET and PENDSVCLR to '1' concurrently is UNPREDICT-ABLE. Default Value: 0
27	PENDSVCLR	Clears a pending PendSV interrupt. Default Value: 0
26	PENDSTSETb	Sets a pending SysTick or reads back the current state. Writing PENDSTSET and PENDSTCLR to '1' concurrently is UNPREDICTABLE. Default Value: 0
25	PENDSTCLR	Clears a pending SysTick, whether set here or by the timer hardware. Default Value: 0



(continued)

23	ISRPREEMPT	Indicates whether a pending exception will be serviced on exit from debug halt state. Default Value: 0
22	ISRPENDING	Indicates if an external configurable, NVIC generated, interrupt is pending. Default Value: 0
20 : 12	VECTPENDING	The exception number for the highest priority pending exception. 0= No pending exceptions. The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier. Default Value: 0
8:0	VECTACTIVE	The exception number for the current executing exception. 0= Thread mode. This is the same value as IPSR[8:0] Default Value: 0



1.1.37 **CM0P_AIRCR**

Application Interrupt and Reset Control Register

Address: 0xE000ED0C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access			None			RW1S	RW1C	None
HW Access			None			R	R	None
Name		None [7:3]				SYSRESE- TREQ	VECTCL- RACTIVE	None
Bits	15	14	13	9	8			
SW Access	R				None			
HW Access	None				None			
Name	ENDIAN- NESS	None [14:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access					R			
Name				VECTKE	Y [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				R	:W			
HW Access		R						
Name				VECTKE	Y [31:24]			

Bits	Name	Description
31 : 16	VECTKEY	Vector Key. The value 0x05FA must be written to this register, otherwise the register write is UN-PREDICTABLE. Readback value is UNKNOWN. Default Value: X
15	ENDIANNESS	Indicates the memory system data endianness: 0: little endian 1: big endian. Default Value: 0
2	SYSRESETREQ	System Reset Request. Writing 1 to this bit asserts a signal to request a reset by the external system. This will cause a full system reset of the CPU and all other components in the device. Default Value: 0
1	VECTCLRACTIVE	Clears all active state information for fixed and configurable exceptions. The effect of writing a 1 to this bit if the processor is not halted in Debug state is UNPREDICTABLE. Default Value: 0



1.1.38 CM0P_SCR

System Control Register Address: 0xE000ED10 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None		RW	None	RW	RW	None
HW Access		None		R	None	R	R	None
Name	None [7:5]			SEVON- PEND	None	SLEEP- DEEP	SLEEPON- EXIT	None
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access		None						
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
4	SEVONPEND	Determines whether an interrupt transition from inactive state to pending state is a wakeup event: 0: transitions from inactive to pending are not wakeup events. 1: transitions from inactive to pending are wakeup events. Default Value: 0
2	SLEEPDEEP	An implementation can use this bit to select DeepSleep power modes upon execution of WFI/WFE: 0: Select Sleep mode 1: Select DeepSleep Default Value: 0
1	SLEEPONEXIT	Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state: 0 do not enter sleep state. 1 enter sleep state. Default Value: 0



1.1.39 CM0P_CCR

Configuration and Control Register

Address: 0xE000ED14
Retention: Retained

Bits	7	7 6 5 4 3 2 1						
SW Access		No	ne		R		None	
HW Access		No	one		None		None	
Name		None [7:4]				None [2:0]		
Bits	15	15 14 13 12 11 10						8
SW Access			No	ne			R	None
HW Access		None None					None	None
Name		None [15:10] STKALIGN N					None	
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
9	STKALIGN	1: On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned and the context to restore it is saved. The SP is restored on the associated exception return. Default Value: 1
3	UNALIGN_TRP	1: unaligned word and halfword accesses generate a HardFault exception. Default Value: 1



1.1.40 CM0P_SHPR2

System Handler Priority Register 2

Address: 0xE000ED1C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				No	ne			
HW Access				No	one			
Name				None	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	R	RW None						
HW Access	R None							
Name	PRI_11	[31:30]			None	[29:24]		

Bits Name Description

31 : 30 PRI_11 Priority of system handler 11, SVCall



1.1.41 CM0P_SHPR3

System Handler Priority Register 3

Address: 0xE000ED20 Retention: Retained

Bits	7	7 6 5 4 3 2 1 0						
SW Access				No	ne			
HW Access				No	one			
Name				None	e [7:0]			
Bits	15	15 14 13 12 11 10 9						
SW Access		None						
HW Access				No	one			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	R'	W			N	one		
HW Access	F	₹			N	one		
Name	PRI_14	[23:22]			None	[21:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	R'	W	None					
HW Access	F	₹	None					
Name	PRI 15	[31:30]			None	[29:24]		

Bits	Name	Description
31 : 30	PRI_15	Priority of system handler 15, SysTick Default Value: 0
23 : 22	PRI_14	Priority of system handler 14, PendSV Default Value: 0



1.1.42 CM0P_SHCSR

System Handler Control and State Register

Address: 0xE000ED24
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		None									
HW Access				No	ne						
Name				None	[7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access	RW	None									
HW Access	RW		None								
Name	SVCALL- PENDED	None [14:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name	ii .			None	31:24]						

Bits	Name	Description

15 SVCALLPENDED

This bit reflects the pending state on a read, and updates the pending state, to the value written, on a write. (Pending state bits are set to 1 when an exception occurs, and are cleared to 0 when an exception becomes active.)

⁰ SVCall is not pending.

¹ SVCall is pending.



1.1.43 CM0P_SCS_PID4

System Control Space ROM Table Peripheral ID #4

Address: 0xE000EFD0 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access		None								
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[31:24]					

Bits	Name	Description
31:0	VALUE	Peripheral ID #4
		Default Value: 4



1.1.44 CM0P_SCS_PID0

System Control Space ROM Table Peripheral ID #0

Address: 0xE000EFE0
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	None									
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				·	₹					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits	Name	Description
31:0	VALUE	Peripheral ID #0
		Default Value: 8



1.1.45 CM0P_SCS_PID1

System Control Space ROM Table Peripheral ID #1

Address: 0xE000EFE4
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	None									
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Peripheral ID #1
Default Value: 176



1.1.46 CM0P_SCS_PID2

System Control Space ROM Table Peripheral ID #2

Address: 0xE000EFE8
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	None									
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Peripheral ID #2
Default Value: 11



1.1.47 CM0P_SCS_PID3

System Control Space ROM Table Peripheral ID #3

Address: 0xE000EFEC
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	None									
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits	Name	Description
31:0	VALUE	Peripheral ID #3
		Default Value: 0



1.1.48 CM0P_SCS_CID0

System Control Space ROM Table Component ID #0

Address: 0xE000EFF0
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	None									
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits Name Description
31:0 VALUE Component ID #0
Default Value: 13



1.1.49 CM0P_SCS_CID1

System Control Space ROM Table Component ID #1

Address: 0xE000EFF4
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	None									
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				No	ne					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Component ID #1
Default Value: 224



1.1.50 CM0P_SCS_CID2

System Control Space ROM Table Component ID #2

Address: 0xE000EFF8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description		
31:0	VALUE	Component ID #2		
		Default Value: 5		



1.1.51 CM0P_SCS_CID3

System Control Space ROM Table Component ID #3

Address: 0xE000EFFC
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALU	E [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				F	?						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access											
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Component ID #3
Default Value: 177



1.1.52 CM0P_ROM_SCS

CM0+ CoreSight ROM Table Peripheral #0

Address: 0xE00FF000 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALUI	[7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	2						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		R									
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Offset to SCS ROM Table



1.1.53 **CM0P_ROM_DWT**

CM0+ CoreSight ROM Table Peripheral #1

Address: 0xE00FF004 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALU	≣ [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	?						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				F	₹						
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Offset to DWT ROM Table



1.1.54 CM0P_ROM_BPU

CM0+ CoreSight ROM Table Peripheral #2

Address: 0xE00FF008 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALU	≣ [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	₹						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				F	₹						
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Offset to BPU ROM Table



1.1.55 CM0P_ROM_END

CM0+ CoreSight ROM Table End Marker

Address: 0xE00FF00C Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALU	E [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				F	?						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access											
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE End marker in peripheral list



1.1.56 CM0P_ROM_CSMT

CM0+ CoreSight ROM Table Memory Type

Address: 0xE00FFFCC Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALU	≣ [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	₹						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				F	₹						
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Memory Type Default Value: 1



1.1.57 **CM0P_ROM_PID4**

CM0+ CoreSight ROM Table Peripheral ID #4

Address: 0xE00FFFD0 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALU	E [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				F	?						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access											
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits	Name	Description
31:0	VALUE	Peripheral ID #4
		Default Value: 4



1.1.58 **CM0P_ROM_PID0**

CM0+ CoreSight ROM Table Peripheral ID #0

Address: 0xE00FFFE0
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALU	≣ [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	₹						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				F	₹						
HW Access				No	ne						
Name				VALUE	[31:24]						

BitsNameDescription31:0VALUEPeripheral ID #0



1.1.59 CM0P_ROM_PID1

CM0+ CoreSight ROM Table Peripheral ID #1

Address: 0xE00FFFE4
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALU	E [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				F	?						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access											
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Peripheral ID #1
Default Value: 180



1.1.60 **CM0P_ROM_PID2**

CM0+ CoreSight ROM Table Peripheral ID #2

Address: 0xE00FFFE8
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALU	E [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				F	?						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access											
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Peripheral ID #2
Default Value: 11



1.1.61 **CM0P_ROM_PID3**

CM0+ CoreSight ROM Table Peripheral ID #3

Address: 0xE00FFFEC Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	?						
HW Access				No	ne						
Name				VALU	E [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				F	?						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access											
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits	Name	Description
31:0	VALUE	Peripheral ID #3
		Default Value: 0



1.1.62 **CM0P_ROM_CID0**

CM0+ CoreSight ROM Table Component ID #0

Address: 0xE00FFFF0
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		R							
HW Access				No	ne				
Name				VALU	≣ [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		R							
HW Access		None							
Name	VALUE [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				F	₹				
HW Access				No	ne				
Name				VALUE	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				F	₹				
HW Access	None								
Name				VALUE	[31:24]				

Bits Name Description
31:0 VALUE Component ID #0
Default Value: 13



1.1.63 **CM0P_ROM_CID1**

CM0+ CoreSight ROM Table Component ID #1

Address: 0xE00FFFF4
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	ne			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		None						
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				No	ne			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				F	?			
HW Access	None							
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE Component ID #1
Default Value: 16



1.1.64 **CM0P_ROM_CID2**

CM0+ CoreSight ROM Table Component ID #2

Address: 0xE00FFFF8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	ne			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		None						
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				No	ne			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				F	?			
HW Access	None							
Name				VALUE	[31:24]			

Bits	Name	Description
31:0	VALUE	Component ID #2
		Default Value: 5



1.1.65 **CM0P_ROM_CID3**

CM0+ CoreSight ROM Table Component ID #3

Address: 0xE00FFFC
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	ne			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		None						
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				No	ne			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				F	?			
HW Access	None							
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE Component ID #3
Default Value: 177

PSoC 4700S Family PSoC 4 Registers TRM, Document No. 002-21341 Rev. **

2 TCPWM - Individual Counter (CNT) Registers



This section discusses the CNT registers. It lists all the registers in mapping tables, in address order.

2.1 Register Details

Register Name	Address
TCPWM_CNT0_CTRL	0x40060100
TCPWM_CNT0_STATUS	0x40060104
TCPWM_CNT0_COUNTER	0x40060108
TCPWM_CNT0_CC	0x4006010C
TCPWM_CNT0_CC_BUFF	0x40060110
TCPWM_CNT0_PERIOD	0x40060114
TCPWM_CNT0_PERIOD_BUFF	0x40060118
TCPWM_CNT0_TR_CTRL0	0x40060120
TCPWM_CNT0_TR_CTRL1	0x40060124
TCPWM_CNT0_TR_CTRL2	0x40060128
TCPWM_CNT0_INTR	0x40060130
TCPWM_CNT0_INTR_SET	0x40060134
TCPWM_CNT0_INTR_MASK	0x40060138
TCPWM_CNT0_INTR_MASKED	0x4006013C
TCPWM_CNT1_CTRL	0x40060140
TCPWM_CNT1_STATUS	0x40060144
TCPWM_CNT1_COUNTER	0x40060148
TCPWM_CNT1_CC	0x4006014C
TCPWM_CNT1_CC_BUFF	0x40060150
TCPWM_CNT1_PERIOD	0x40060154
TCPWM_CNT1_PERIOD_BUFF	0x40060158
TCPWM_CNT1_TR_CTRL0	0x40060160
TCPWM_CNT1_TR_CTRL1	0x40060164
TCPWM_CNT1_TR_CTRL2	0x40060168
TCPWM_CNT1_INTR	0x40060170
TCPWM_CNT1_INTR_SET	0x40060174
TCPWM_CNT1_INTR_MASK	0x40060178



Register Name	Address
TCPWM_CNT1_INTR_MASKED	0x4006017C
TCPWM_CNT2_CTRL	0x40060180
TCPWM_CNT2_STATUS	0x40060184
TCPWM_CNT2_COUNTER	0x40060188
TCPWM_CNT2_CC	0x4006018C
TCPWM_CNT2_CC_BUFF	0x40060190
TCPWM_CNT2_PERIOD	0x40060194
TCPWM_CNT2_PERIOD_BUFF	0x40060198
TCPWM_CNT2_TR_CTRL0	0x400601A0
TCPWM_CNT2_TR_CTRL1	0x400601A4
TCPWM_CNT2_TR_CTRL2	0x400601A8
TCPWM_CNT2_INTR	0x400601B0
TCPWM_CNT2_INTR_SET	0x400601B4
TCPWM_CNT2_INTR_MASK	0x400601B8
TCPWM_CNT2_INTR_MASKED	0x400601BC
TCPWM_CNT3_CTRL	0x400601C0
TCPWM_CNT3_STATUS	0x400601C4
TCPWM_CNT3_COUNTER	0x400601C8
TCPWM_CNT3_CC	0x400601CC
TCPWM_CNT3_CC_BUFF	0x400601D0
TCPWM_CNT3_PERIOD	0x400601D4
TCPWM_CNT3_PERIOD_BUFF	0x400601D8
TCPWM_CNT3_TR_CTRL0	0x400601E0
TCPWM_CNT3_TR_CTRL1	0x400601E4
TCPWM_CNT3_TR_CTRL2	0x400601E8
TCPWM_CNT3_INTR	0x400601F0
TCPWM_CNT3_INTR_SET	0x400601F4
TCPWM_CNT3_INTR_MASK	0x400601F8
TCPWM_CNT3_INTR_MASKED	0x400601FC
TCPWM_CNT4_CTRL	0x40060200
TCPWM_CNT4_STATUS	0x40060204
TCPWM_CNT4_COUNTER	0x40060208
TCPWM_CNT4_CC	0x4006020C
TCPWM_CNT4_CC_BUFF	0x40060210
TCPWM_CNT4_PERIOD	0x40060214
TCPWM_CNT4_PERIOD_BUFF	0x40060218
TCPWM_CNT4_TR_CTRL0	0x40060220
TCPWM_CNT4_TR_CTRL1	0x40060224
TCPWM_CNT4_TR_CTRL2	0x40060228
TCPWM_CNT4_INTR	0x40060230
TCPWM_CNT4_INTR_SET	0x40060234
TCPWM_CNT4_INTR_MASK	0x40060238



Register Name	Address
TCPWM_CNT4_INTR_MASKED	0x4006023C



2.1.1 TCPWM_CNT0_CTRL

Counter control register Address: 0x40060100 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	ne		RW	RW	RW	RW	
HW Access		No	one		R	R	R	R	
Name	None [7:4]				PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC	
Bits	15	14	13	12	11	10	9	8	
SW Access		RW							
HW Access		R							
Name	GENERIC [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access	No	ne	R'	W	None	RW	RW		
HW Access	No	ne	F	२	None	R	R		
Name	None	[23:22]	QUADRATURE_MODE [21:20]		None	ONE_SHOT	UP_DOWN_MODE [17:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access			None				RW		
HW Access			None			R			
Name			None [31:27]				MODE [26:24]		

Bits Name Description

26 : 24 MODE Counter mode.
Default Value: 0

0x0: TIMER: Timer mode 0x2: CAPTURE:

0x2: CAPTURE: Capture mode

Quadrature encoding mode

0x4: PWM:

0x3: QUAD:

Pulse width modulation (PWM) mode

0x5: PWM_DT:

PWM with deadtime insertion mode

0x6: PWM_PR:

Pseudo random pulse width modulation



(continued)

21:20 QUADRATURE_MODE

In QUAD mode selects quadrature encoding mode (X1/X2/X4).

In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and

 $"dt_line_compl_out". \ \ Inversion \ is \ the \ last \ step \ in \ generation \ of \ "dt_line_out" \ and$

"dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value

QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value

QUADRATURE_MODE[1].

Default Value: 0

0x0: X1:

X1 encoding (QUAD mode)

0x1: X2:

X2 encoding (QUAD mode)

0x1: INV_OUT:

When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)

0x2: X4

X4 encoding (QUAD mode)

0x2: INV_COMPL_OUT:

When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT

modes)

18 ONE_SHOT When

When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal

count event is generated.

Default Value: 0

17:16 UP_DOWN_MODE

Determines counter direction.

Default Value: 0

0x0: COUNT_UP:

Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.

0x1: COUNT DOWN:

Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x2: COUNT_UPDN1:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x3: COUNT_UPDN2:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).

15:8 GENERIC

Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of this field determine pre-scaling of the selected counter clock.

Default Value: 0

0x0: DIVBY1:

Divide by 1 (other-than-PWM_DT mode)

0x1: DIVBY2:

Divide by 2 (other-than-PWM_DT mode)

0x2: DIVBY4:

Divide by 4 (other-than-PWM_DT mode)



(continued)

0x3: DIVBY8:

Divide by 8 (other-than-PWM_DT mode)

0x4: DIVBY16:

Divide by 16 (other-than-PWM_DT mode)

0x5: DIVBY32:

Divide by 32 (other-than-PWM_DT mode)

0x6: DIVBY64:

Divide by 64 (other-than-PWM_DT mode)

0x7: DIVBY128:

Divide by 128 (other-than-PWM_DT mode)

3 PWM_STOP_ON_KILL Specifies whether the counter stops on a kill events:

'0': kill event does NOT stop counter.

'1': kill event stops counter.

This field has a function in PWM, PWM_DT and PWM_PR modes only.

Default Value: 0

2 PWM_SYNC_KILL Specifies asynchronous/synchronous kill behavior:

'1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE

should be RISING_EDGE.

 $\label{lem:complex} \begin{tabular}{ll} \beg$

This field has a function in PWM and PWM_DT modes only. This field is only used when

 ${\sf PWM_STOP_ON_KILL} \ is \ '0'.$

Default Value: 0

1 AUTO_RELOAD_PERIOD Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in

PWM, PWM_DT and PWM_PR modes.

'0': never switch.

'1': switch on a terminal count event with and actively pending siwtch event.

Default Value: 0

0 AUTO_RELOAD_CC Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM,

PWM_DT and PWM_PR modes.

Timer mode: '0': never switch.

'1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes:

'0: never switch.

'1': switch on a terminal count event with an actively pending switch event.



2.1.2 TCPWM_CNT0_STATUS

Counter status register Address: 0x40060104 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				None				R	
HW Access				None				RW	
Name				None [7:1]				DOWN	
Bits	15	14	13	12	11	10	9	8	
SW Access		R							
HW Access		RW							
Name		GENERIC [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one		'	'	
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	R			1	None	1			
HW Access	RW	RW None							
Name	RUNNING				None [30:24]				

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0



2.1.3 TCPWM_CNT0_COUNTER

Counter count register Address: 0x40060108 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	N			
HW Access				R'	W			
Name				COUNT	ER [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		RW						
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name			None [31:24]					

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0



2.1.4 TCPWM_CNT0_CC

Counter compare/capture register

Address: 0x4006010C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				R	W			
Name				CC	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		RW						
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
------	------	-------------

15:0 CC In CAPTURE mode, captures the counter value. In other modes, compared to counter value.



2.1.5 TCPWM_CNT0_CC_BUFF

Counter buffered compare/capture register

Address: 0x40060110 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				RV	V			
Name				CC [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		RW						
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None [31:24]			

Bits Na	ame	Description
---------	-----	-------------

15:0 CC Additional buffer for counter CC register.



2.1.6 TCPWM_CNT0_PERIOD

Counter period register Address: 0x40060114 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				R	N				
HW Access				R'	W				
Name				PERIO	D [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		RW							
HW Access		RW							
Name	PERIOD [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access			'	No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None [None [31:24]				

Bits Name Description

15:0 PERIOD Period value: upper value of the counter. When the counter should count for n cycles, this field

should be set to n-1.



2.1.7 TCPWM_CNT0_PERIOD_BUFF

Counter buffered period register

Address: 0x40060118 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				R	W			
Name				PERIC	DD [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		RW						
Name	PERIOD [15:8]							
Bits	23	23 22 21 20 19 18 17						16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits Name Description

15:0 PERIOD Additional buffer for counter PERIOD register.



2.1.8 TCPWM_CNT0_TR_CTRL0

Counter trigger control register 0

Address: 0x40060120 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW				RW				
HW Access		R				F	२			
Name		COUNT_SEL [7:4]				CAPTURE	_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8		
SW Access		R	W			R	W			
HW Access		R				R				
Name		STOP_SEL [15:12]				RELOAD_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16		
SW Access		No	ne		RW					
HW Access		No	one		R					
Name		None	[23:20]			START_S	EL [19:16]			
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name				None	[31:24]					

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15:12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event. Default Value: 0
11:8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7:4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1



(continued)

3:0 CAPTURE_SEL

Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts.

Default Value: 0



2.1.9 TCPWM_CNT0_TR_CTRL1

Counter trigger control register 1

Address: 0x40060124 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W	R'	RW		RW		RW	
HW Access	F	₹	F	₹	F	₹	R		
Name	STOP_EI	OGE [7:6]	RELOAD_I	EDGE [5:4]	COUNT_E	DGE [3:2]	CAPTURE_	_EDGE [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access		None RW						W	
HW Access	None R						२		
Name		None [15:10] START_EDGE [9:8]					DGE [9:8]		
Bits	23 22 21 20 19 18 17 1						16		
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		<u> </u>		No	one				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
9:8	START_EDGE	A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.
		0x1: FALLING_EDGE: Falling edge. Any falling edge generates an event.
		0x2: BOTH_EDGES: Rising AND falling edge. Any odd amount of edges generates an event.
		0x3: NO_EDGE_DET: No edge detection, use trigger as is.
7:6	STOP_EDGE	A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.



(continued)

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

5:4 RELOAD_EDGE

A reload event will initialize the counter. When counting up, the counter is initialized to "0". When

counting down, the counter is initialized with PERIOD.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

3:2 COUNT_EDGE

A counter event will increase or decrease the counter by '1'.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

1:0 CAPTURE_EDGE

A capture event will copy the counter value into the CC register.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.



2.1.10 TCPWM_CNT0_TR_CTRL2

Counter trigger control register 2

Address: 0x40060128 Retention: Retained

Bits	7	6	5	1	0			
SW Access	No	ne	RW		RW		RW	
HW Access	No	ne	R		R		R	
Name	None	[7:6]	UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	
Bits	15 14 13 12 11 10 9					9	8	
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access		None						
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name		None [31:24]						

Bits	Name	Description
5:4 UNDERFLOW_MODE		Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'
		0x1: CLEAR: Set to '0'
		0x2: INVERT: Invert
		0x3: NO_CHANGE: No Change
3:2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'



(continued)

0x1: CLEAR:

Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change

1:0 CC_MATCH_MODE

Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.

To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.

Default Value: 3

0x0: SET: Set to '1'

0x1: CLEAR: Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change



2.1.11 TCPWM_CNT0_INTR

Interrupt request register.
Address: 0x40060130
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access			No	ne			RW1C	RW1C
HW Access			No	ne			RW1S	RW1S
Name			None	[7:2]			CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access		None						
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0



2.1.12 TCPWM_CNT0_INTR_SET

Interrupt set request register.

Address: 0x40060134
Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access			No	one			RW1S	RW1S
HW Access			No	one			А	Α
Name	None [7:2] CC_MATCH						TC	
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one	-		
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



2.1.13 TCPWM_CNT0_INTR_MASK

Interrupt mask register.
Address: 0x40060138
Retention: Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access			No	one			RW	RW
HW Access			No	one			R	R
Name	None [7:2] CC_MATCH						CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0



2.1.14 TCPWM_CNT0_INTR_MASKED

Interrupt masked request register

Address: 0x4006013C Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0		
SW Access			No	ne			R	R		
HW Access			No	ne			W	W		
Name			None	[7:2]			CC_MATCH	TC		
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0



2.1.15 TCPWM_CNT1_CTRL

Counter control register Address: 0x40060140 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one		RW	RW	RW	RW	
HW Access		No	one		R	R	R	R	
Name		None	e [7:4]		PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC	
Bits	15	14	13	12	11	10	9	8	
SW Access				F	RW .				
HW Access		R							
Name	GENERIC [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access	No	ne	R	W	None	RW	RW		
HW Access	No	ne	F	२	None	R	ı	₹	
Name	None	[23:22]		JRE_MODE :20]	None	ONE_SHOT	UP_DOWN_I	MODE [17:16]	
Bits	31	30	29	28	27	26	25	24	
SW Access			None				RW		
HW Access			None				R		
Name			None [31:27]				MODE [26:24]		

Bits Name Description

26 : 24 MODE Counter mode.
Default Value: 0

0x0: TIMER: Timer mode

0x2: CAPTURE: Capture mode

0x3: QUAD:

Quadrature encoding mode

0x4: PWM:

Pulse width modulation (PWM) mode

0x5: PWM_DT:

PWM with deadtime insertion mode

0x6: PWM_PR:

Pseudo random pulse width modulation



15:8

GENERIC

21:20 QUADRATURE_MODE

In QUAD mode selects quadrature encoding mode (X1/X2/X4).

In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and

"dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and

"dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value

QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value

QUADRATURE_MODE[1].

Default Value: 0

0x0: X1:

X1 encoding (QUAD mode)

0x1: X2:

X2 encoding (QUAD mode)

0x1: INV_OUT:

When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)

0x2: X4

X4 encoding (QUAD mode)

0x2: INV_COMPL_OUT:

When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT

modes)

18 ONE_SHOT When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal

count event is generated.

Default Value: 0

17:16 UP_DOWN_MODE Determines counter direction.

Default Value: 0

0x0: COUNT_UP:

Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.

0x1: COUNT DOWN:

Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x2: COUNT_UPDN1:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x3: COUNT_UPDN2:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).

Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of

this field determine pre-scaling of the selected counter clock.

Default Value: 0

0x0: DIVBY1:

Divide by 1 (other-than-PWM_DT mode)

0x1: DIVBY2:

Divide by 2 (other-than-PWM_DT mode)

0x2: DIVBY4:

Divide by 4 (other-than-PWM_DT mode)



0x3: DIVBY8:

Divide by 8 (other-than-PWM_DT mode)

0x4: DIVBY16:

Divide by 16 (other-than-PWM_DT mode)

0x5: DIVBY32:

Divide by 32 (other-than-PWM_DT mode)

0x6: DIVBY64:

Divide by 64 (other-than-PWM_DT mode)

0x7: DIVBY128:

Divide by 128 (other-than-PWM_DT mode)

3 PWM_STOP_ON_KILL Specifies whether the counter stops on a kill events:

'0': kill event does NOT stop counter.

'1': kill event stops counter.

This field has a function in PWM, PWM_DT and PWM_PR modes only.

Default Value: 0

2 PWM_SYNC_KILL Specifies asynchronous/synchronous kill behavior:

'1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE

should be RISING_EDGE.

'0': asynchronous kill mode: the kill event only disables the "dt_line_out" and "dt_line_compl_out" signals when present. In asynchronous kill mode, STOP_EDGE should be NO_EDGE_DET.

This field has a function in PWM and PWM_DT modes only. This field is only used when

 ${\sf PWM_STOP_ON_KILL} \ is \ '0'.$

Default Value: 0

1 AUTO_RELOAD_PERIOD Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in

PWM, PWM_DT and PWM_PR modes.

'0': never switch.

'1': switch on a terminal count event with and actively pending siwtch event.

Default Value: 0

0 AUTO_RELOAD_CC Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM,

PWM_DT and PWM_PR modes.

Timer mode: '0': never switch.

'1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes:

'0: never switch.

'1': switch on a terminal count event with an actively pending switch event.



2.1.16 TCPWM_CNT1_STATUS

Counter status register Address: 0x40060144 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				None				R		
HW Access				None				RW		
Name				None [7:1]				DOWN		
Bits	15	14	13	12	11	10	9	8		
SW Access		R								
HW Access		RW								
Name		GENERIC [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access	R				None		-			
HW Access	RW				None					
Name	RUNNING				None [30:24]					

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0



2.1.17 TCPWM_CNT1_COUNTER

Counter count register Address: 0x40060148 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access				R'	W						
Name				COUNT	ER [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access	RW										
HW Access	RW										
Name	COUNTER [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne	'					
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0



2.1.18 TCPWM_CNT1_CC

Counter compare/capture register

Address: 0x4006014C Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access		RW									
Name				CC	7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access	RW										
HW Access	RW										
Name	CC [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:241						

Description
l

15:0 CC In CAPTURE mode, captures the counter value. In other modes, compared to counter value.



2.1.19 TCPWM_CNT1_CC_BUFF

Counter buffered compare/capture register

Address: 0x40060150 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access		RW									
Name				CC	7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access	RW										
HW Access	RW										
Name	CC [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:241						

Bits Name Description

15:0 CC Additional buffer for counter CC register.



2.1.20 TCPWM_CNT1_PERIOD

Counter period register Address: 0x40060154 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access				R'	W					
Name				PERIO	D [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	RW									
HW Access	RW									
Name	PERIOD [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access			'	No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:24]					

Bits Name Description

15:0 PERIOD Period value: upper value of the counter. When the counter should count for n cycles, this field

should be set to n-1.



2.1.21 TCPWM_CNT1_PERIOD_BUFF

Counter buffered period register

Address: 0x40060158 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access				R	W					
Name				PERIC	DD [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	RW									
HW Access	RW									
Name	PERIOD [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

15:0 PERIOD Additional buffer for counter PERIOD register.



2.1.22 TCPWM_CNT1_TR_CTRL0

Counter trigger control register 0

Address: 0x40060160 Retention: Retained

Bits	7	6	5	3	2	1	0	
SW Access		R	W		RW			
HW Access		ſ	R		R			
Name		COUNT_	SEL [7:4]			CAPTURE	SEL [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access		R	W			R	W	
HW Access	R				R			
Name		STOP_SI	EL [15:12]		RELOAD_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access		No	one		RW			
HW Access		No	one		R			
Name		None	[23:20]			START_S	EL [19:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access		No						
Name				None [31:24]			

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15:12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event.
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7:4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1



3:0 CAPTURE_SEL

Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts.

Default Value: 0



2.1.23 TCPWM_CNT1_TR_CTRL1

Counter trigger control register 1

Address: 0x40060164 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW		R	RW		RW		RW	
HW Access	F	₹	R		F	₹	R		
Name	STOP_EI	OGE [7:6]	RELOAD_EDGE [5:4]		COUNT_E	COUNT_EDGE [3:2]		_EDGE [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access		None RW						W	
HW Access			No	ne			F	₹	
Name	None [15:10] START_EDGE [9					DGE [9:8]			
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
9:8	START_EDGE	A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.
		0x1: FALLING_EDGE: Falling edge. Any falling edge generates an event.
		0x2: BOTH_EDGES: Rising AND falling edge. Any odd amount of edges generates an event.
		0x3: NO_EDGE_DET: No edge detection, use trigger as is.
7:6	STOP_EDGE	A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.



0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

5:4 RELOAD_EDGE

A reload event will initialize the counter. When counting up, the counter is initialized to "0". When counting down, the counter is initialized with PERIOD.

National Malace O

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

3:2 COUNT_EDGE

A counter event will increase or decrease the counter by '1'.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

1:0 CAPTURE_EDGE

A capture event will copy the counter value into the CC register.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.



2.1.24 TCPWM_CNT1_TR_CTRL2

Counter trigger control register 2

Address: 0x40060168 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	No	None		RW		RW		W
HW Access	No	ne	R		F	२	R	
Name	None [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access			'	No	ne			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
5:4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'
		0x1: CLEAR: Set to '0'
		0x2: INVERT: Invert
		0x3: NO_CHANGE: No Change
3:2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'



0x1: CLEAR:

Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change

1:0 CC_MATCH_MODE

Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.

To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.

Default Value: 3

0x0: SET: Set to '1'

0x1: CLEAR: Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change



2.1.25 TCPWM_CNT1_INTR

Interrupt request register.
Address: 0x40060170
Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access			No	ne			RW1C	RW1C
HW Access			No	one			RW1S	RW1S
Name			None	e [7:2]			CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne	'		
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0



2.1.26 TCPWM_CNT1_INTR_SET

Interrupt set request register.

Address: 0x40060174
Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access			No	ne			RW1S	RW1S
HW Access			No	ne			А	Α
Name			None	[7:2]			CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	31:241			

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



2.1.27 TCPWM_CNT1_INTR_MASK

Interrupt mask register.
Address: 0x40060178
Retention: Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access			No	one			RW	RW
HW Access			No	one			R	R
Name			None	e [7:2]			CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0



2.1.28 TCPWM_CNT1_INTR_MASKED

Interrupt masked request register

Address: 0x4006017C Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0		
SW Access		None								
HW Access		None						W		
Name		None [7:2]						TC		
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0



2.1.29 TCPWM_CNT2_CTRL

Counter control register Address: 0x40060180 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one		RW	RW	RW	RW	
HW Access		No	one		R	R	R	R	
Name		None [7:4]				PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC	
Bits	15	14	13	12	11	10	9	8	
SW Access									
HW Access	R								
Name	GENERIC [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access	No	ne	R'	W	None	RW	RW		
HW Access	No	ne	F	२	None	R	F	₹	
Name	None [23:22]	QUADRATU [21	_	None	ONE_SHOT	UP_DOWN_I	MODE [17:16	
Bits	31	30	29	28	27	26	25	24	
SW Access			None				RW		
HW Access			None				R		
Name			None [31:27]				MODE [26:24]		

Bits Name Description

26 : 24 MODE Counter mode.
Default Value: 0

0x0: TIMER: Timer mode 0x2: CAPTURE:

Capture mode

0x3: QUAD:

Quadrature encoding mode

0x4: PWM:

Pulse width modulation (PWM) mode

0x5: PWM_DT:

PWM with deadtime insertion mode

0x6: PWM_PR:

Pseudo random pulse width modulation



21:20 QUADRATURE_MODE

In QUAD mode selects quadrature encoding mode (X1/X2/X4).

In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and

"dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and

"dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value

 ${\tt QUADRATURE_MODE[0]} \ and \ a \ disabled \ output \ line \ "dt_line_compl_out" \ has \ the \ value$

QUADRATURE_MODE[1].

Default Value: 0

0x0: X1:

X1 encoding (QUAD mode)

0x1: X2:

X2 encoding (QUAD mode)

0x1: INV_OUT:

When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)

0x2: X4

X4 encoding (QUAD mode)

0x2: INV_COMPL_OUT:

When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT

modes)

18 ONE_SHOT When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal

count event is generated.

Default Value: 0

17:16 UP_DOWN_MODE Determines counter direction.

Default Value: 0

0x0: COUNT_UP:

Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.

0x1: COUNT DOWN:

Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x2: COUNT_UPDN1:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x3: COUNT_UPDN2:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).

15:8 GENERIC Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of

this field determine pre-scaling of the selected counter clock.

Default Value: 0

0x0: DIVBY1:

Divide by 1 (other-than-PWM_DT mode)

0x1: DIVBY2:

Divide by 2 (other-than-PWM_DT mode)

0x2: DIVBY4:

Divide by 4 (other-than-PWM_DT mode)



0x3: DIVBY8:

Divide by 8 (other-than-PWM_DT mode)

0x4: DIVBY16:

Divide by 16 (other-than-PWM_DT mode)

0x5: DIVBY32:

Divide by 32 (other-than-PWM_DT mode)

0x6: DIVBY64:

Divide by 64 (other-than-PWM_DT mode)

0x7: DIVBY128:

Divide by 128 (other-than-PWM_DT mode)

3 PWM_STOP_ON_KILL Specifies whether the counter stops on a kill events:

'0': kill event does NOT stop counter.

'1': kill event stops counter.

This field has a function in PWM, PWM_DT and PWM_PR modes only.

Default Value: 0

2 PWM_SYNC_KILL Specifies asynchronous/synchronous kill behavior:

'1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE

should be RISING_EDGE.

 $\label{lem:complex} \begin{tabular}{ll} \beg$

This field has a function in PWM and PWM_DT modes only. This field is only used when

PWM_STOP_ON_KILL is '0'.

Default Value: 0

1 AUTO_RELOAD_PERIOD Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in

PWM, PWM_DT and PWM_PR modes.

'0': never switch.

'1': switch on a terminal count event with and actively pending siwtch event.

Default Value: 0

0 AUTO_RELOAD_CC Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM,

PWM_DT and PWM_PR modes.

Timer mode: '0': never switch.

'1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes:

'0: never switch.

'1': switch on a terminal count event with an actively pending switch event.



2.1.30 TCPWM_CNT2_STATUS

Counter status register Address: 0x40060184 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None								
HW Access	ii ii	None								
Name		None [7:1]								
Bits	15	14	13	12	11	10	9	8		
SW Access		R								
HW Access	ii .	RW								
Name		GENERIC [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one	'		'		
HW Access	ii .			No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access	R			<u> </u>	None	1				
HW Access	RW				None					
Name	RUNNING				None [30:24]					

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0



2.1.31 TCPWM_CNT2_COUNTER

Counter count register Address: 0x40060188 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW								
HW Access	RW								
Name				COUNT	ER [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				R	W				
HW Access	RW								
Name	COUNTER [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne	'	'		
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0



TCPWM_CNT2_CC 2.1.32

Counter compare/capture register

Address: 0x4006018C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	RW									
Name	CC [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	RW									
HW Access	RW									
Name	CC [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description

15:0 CC In CAPTURE mode, captures the counter value. In other modes, compared to counter value.



2.1.33 TCPWM_CNT2_CC_BUFF

Counter buffered compare/capture register

Address: 0x40060190 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	RW									
Name				CC	7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		RW								
HW Access	RW									
Name	CC [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits	Name	Description
------	------	-------------

15:0 CC Additional buffer for counter CC register.



2.1.34 TCPWM_CNT2_PERIOD

Counter period register Address: 0x40060194 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	RW									
Name		PERIOD [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		RW								
HW Access	RW									
Name	PERIOD [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access			'	No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:24]					

Bits Name Description

15:0 PERIOD Period value: upper value of the counter. When the counter should count for n cycles, this field

should be set to n-1.



2.1.35 TCPWM_CNT2_PERIOD_BUFF

Counter buffered period register

Address: 0x40060198 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access				R	W			
Name		PERIOD [7:0]						
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		RW						
Name	PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access		None						
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access	None							
Name				None	[31:24]			

Bits Name Description

15:0 PERIOD Additional buffer for counter PERIOD register.



2.1.36 TCPWM_CNT2_TR_CTRL0

Counter trigger control register 0

Address: 0x400601A0
Retention: Retained

Bits	7	6	5	4	3	2	1	0					
SW Access	RW				RW								
HW Access		F	₹		R								
Name	COUNT_SEL [7:4]				CAPTURE_SEL [3:0]								
Bits	15	14	13	12	11	10	9	8					
SW Access	RW RW												
HW Access	R				R								
Name	STOP_SEL [15:12]				RELOAD_SEL [11:8]								
Bits	23	22	21	20	19	18	17	16					
SW Access	None RW												
HW Access		No	one			I	₹						
Name		None	[23:20]			START_S	EL [19:16]						
Bits	31	30	29	28	27	26	25	24					
SW Access	None												
HW Access	None												
Name				None [31:24]			None [31:24]					

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15:12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event.
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7:4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1



3:0 CAPTURE_SEL

Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts.

Default Value: 0



2.1.37 TCPWM_CNT2_TR_CTRL1

Counter trigger control register 1

Address: 0x400601A4
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW		RW		R	RW		RW	
HW Access	F	₹	R		R		R		
Name	STOP_E	OGE [7:6]	RELOAD_I	RELOAD_EDGE [5:4]		COUNT_EDGE [3:2]		CAPTURE_EDGE [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access		None RW							
HW Access	None R								
Name	None [15:10] START_EDGE [9:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access	None								
HW Access		None							
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access	None								
Name				None [31:24]					

Bits	Name	Description
9:8	START_EDGE	A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.
		0x1: FALLING_EDGE: Falling edge. Any falling edge generates an event.
		0x2: BOTH_EDGES: Rising AND falling edge. Any odd amount of edges generates an event.
		0x3: NO_EDGE_DET: No edge detection, use trigger as is.
7:6	STOP_EDGE	A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.



0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

5:4 RELOAD_EDGE

A reload event will initialize the counter. When counting up, the counter is initialized to "0". When

counting down, the counter is initialized with PERIOD.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

3:2 COUNT_EDGE

A counter event will increase or decrease the counter by '1'.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

1:0 CAPTURE_EDGE

A capture event will copy the counter value into the CC register.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.



2.1.38 TCPWM_CNT2_TR_CTRL2

Counter trigger control register 2

Address: 0x400601A8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	No	ne	RW		RW		RW	
HW Access	No	ne	R		R		R	
Name	None [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access		None						
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
5:4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'
		0x1: CLEAR: Set to '0'
		0x2: INVERT: Invert
		0x3: NO_CHANGE: No Change
3:2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'



0x1: CLEAR:

Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change

1:0 CC_MATCH_MODE

Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.

To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.

Default Value: 3

0x0: SET: Set to '1'

0x1: CLEAR: Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change



2.1.39 TCPWM_CNT2_INTR

Interrupt request register.
Address: 0x400601B0
Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access		None RW1C F						RW1C
HW Access			No	one			RW1S	RW1S
Name		None [7:2] CC_MATCH TC						TC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access		None						
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one	-		
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0



2.1.40 TCPWM_CNT2_INTR_SET

Interrupt set request register.

Address: 0x400601B4
Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0	
SW Access			No	ne			RW1S	RW1S	
HW Access		None							
Name			None	[7:2]			CC_MATCH	TC	
Bits	15	14	13	12	11	10	9	8	
SW Access	None								
HW Access	None								
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



2.1.41 TCPWM_CNT2_INTR_MASK

Interrupt mask register.
Address: 0x400601B8
Retention: Retained

Bits	7	6	5	4	3	2	1 1	0		
SW Access			No	ne			RW	RW		
HW Access		None						R		
Name		None [7:2]						TC		
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access	None									
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31:24]					

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0



2.1.42 TCPWM_CNT2_INTR_MASKED

Interrupt masked request register

Address: 0x400601BC Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0	
SW Access			No	ne			R	R	
HW Access		None							
Name			None	[7:2]			CC_MATCH	TC	
Bits	15	14	13	12	11	10	9	8	
SW Access	None								
HW Access	None								
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0



2.1.43 TCPWM_CNT3_CTRL

Counter control register Address: 0x400601C0 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one		RW	RW	RW	RW	
HW Access		No	one		R	R	R	R	
Name		None [7:4]				PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC	
Bits	15	14	13	12	11	10	9	8	
SW Access	RW								
HW Access	R								
Name	GENERIC [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access	No	ne	R	W	None	RW	RW		
HW Access	No	ne	F	२	None	R	F	₹	
Name	None [23:22]	QUADRATU [21	_	None	ONE_SHOT	UP_DOWN_I	MODE [17:16	
Bits	31	30	29	28	27	26	25	24	
SW Access			None				RW		
HW Access			None				R		
Name			None [31:27]			MODE [26:24]			

Bits Name Description

26 : 24 MODE Counter mode.
Default Value: 0

0x0: TIMER: Timer mode 0x2: CAPTURE:

0x2: CAPTURECapture mode

Quadrature encoding mode

0x4: PWM:

0x3: QUAD:

Pulse width modulation (PWM) mode

0x5: PWM_DT:

PWM with deadtime insertion mode

0x6: PWM_PR:

Pseudo random pulse width modulation



15:8

GENERIC

21:20 QUADRATURE_MODE

In QUAD mode selects quadrature encoding mode (X1/X2/X4).

In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and

 $"dt_line_compl_out". \ \ Inversion \ is \ the \ last \ step \ in \ generation \ of \ "dt_line_out" \ and$

"dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value

QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value

QUADRATURE_MODE[1].

Default Value: 0

0x0: X1:

X1 encoding (QUAD mode)

0x1: X2:

X2 encoding (QUAD mode)

0x1: INV_OUT:

When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)

0x2: X4

X4 encoding (QUAD mode)

0x2: INV_COMPL_OUT:

When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT

modes)

18 ONE_SHOT When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal

count event is generated.

Default Value: 0

17:16 UP_DOWN_MODE Determines counter direction.

Default Value: 0

0x0: COUNT_UP:

Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.

0x1: COUNT DOWN:

Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x2: COUNT_UPDN1:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x3: COUNT_UPDN2:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).

Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of

this field determine pre-scaling of the selected counter clock.

Default Value: 0

0x0: DIVBY1:

Divide by 1 (other-than-PWM_DT mode)

0x1: DIVBY2:

Divide by 2 (other-than-PWM_DT mode)

0x2: DIVBY4:

Divide by 4 (other-than-PWM_DT mode)



0x3: DIVBY8:

Divide by 8 (other-than-PWM_DT mode)

0x4: DIVBY16:

Divide by 16 (other-than-PWM_DT mode)

0x5: DIVBY32:

Divide by 32 (other-than-PWM_DT mode)

0x6: DIVBY64:

Divide by 64 (other-than-PWM_DT mode)

0x7: DIVBY128:

Divide by 128 (other-than-PWM_DT mode)

3 PWM_STOP_ON_KILL Specifies whether the counter stops on a kill events:

'0': kill event does NOT stop counter.

'1': kill event stops counter.

This field has a function in PWM, PWM_DT and PWM_PR modes only.

Default Value: 0

2 PWM_SYNC_KILL Specifies asynchronous/synchronous kill behavior:

'1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE

should be RISING_EDGE.

 $\hbox{'0': asynchronous kill mode: the kill event only disables the "dt_line_out" and "dt_line_compl_out" signals when present. In asynchronous kill mode, STOP_EDGE should be NO_EDGE_DET.}$

This field has a function in PWM and PWM_DT modes only. This field is only used when

 ${\sf PWM_STOP_ON_KILL} \ is \ '0'.$

Default Value: 0

1 AUTO_RELOAD_PERIOD Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in

PWM, PWM_DT and PWM_PR modes.

'0': never switch.

'1': switch on a terminal count event with and actively pending siwtch event.

Default Value: 0

0 AUTO_RELOAD_CC Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM,

PWM_DT and PWM_PR modes.

Timer mode: '0': never switch.

'1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes:

'0: never switch.

'1': switch on a terminal count event with an actively pending switch event.



2.1.44 TCPWM_CNT3_STATUS

Counter status register
Address: 0x400601C4
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None							
HW Access	ii ii	None							
Name		None [7:1]							
Bits	15	14	13	12	11	10	9	8	
SW Access		R							
HW Access	ii .	RW							
Name		GENERIC [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one	'		'	
HW Access	ii .			No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	R			<u> </u>	None	1			
HW Access	RW				None				
Name	RUNNING				None [30:24]				

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0



2.1.45 TCPWM_CNT3_COUNTER

Counter count register
Address: 0x400601C8
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access		RW								
Name		COUNTER [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		RW								
HW Access	RW									
Name	COUNTER [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0



2.1.46 TCPWM_CNT3_CC

Counter compare/capture register

Address: 0x400601CC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	RW									
Name				CC	[7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	RW									
HW Access	RW									
Name	CC [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
------	------	-------------

15:0 CC In CAPTURE mode, captures the counter value. In other modes, compared to counter value.



2.1.47 TCPWM_CNT3_CC_BUFF

Counter buffered compare/capture register

Address: 0x400601D0 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access				R'	W					
Name				CC	7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R	W	'				
HW Access		RW								
Name		CC [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits	Name	Description
------	------	-------------

15:0 CC Additional buffer for counter CC register.



2.1.48 TCPWM_CNT3_PERIOD

Counter period register Address: 0x400601D4 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				R'	W				
Name				PERIO	D [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access			'	R	W				
HW Access		RW							
Name		PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access			'	No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None [31:24]				

Bits Name Description

15:0 PERIOD Period value: upper value of the counter. When the counter should count for n cycles, this field

should be set to n-1.



2.1.49 TCPWM_CNT3_PERIOD_BUFF

Counter buffered period register

Address: 0x400601D8 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access				R	W					
Name				PERIC	DD [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R	W					
HW Access		RW								
Name		PERIOD [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne	'				
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

15:0 PERIOD Additional buffer for counter PERIOD register.



2.1.50 TCPWM_CNT3_TR_CTRL0

Counter trigger control register 0

Address: 0x400601E0 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		R	W			R	W			
HW Access		F	₹		R					
Name		COUNT_	SEL [7:4]		CAPTURE_SEL [3:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		RW				R	W			
HW Access		R				R				
Name		STOP_SEL [15:12]				RELOAD_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16		
SW Access		No	ne		RW					
HW Access		No	one			I	₹			
Name		None	[23:20]			START_S	EL [19:16]			
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name				None [31:24]					

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15:12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event.
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7:4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1



3:0 CAPTURE_SEL

Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts.

Default Value: 0



2.1.51 TCPWM_CNT3_TR_CTRL1

Counter trigger control register 1

Address: 0x400601E4
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W	R'	RW		RW		RW	
HW Access	F	?	F	R		२	R		
Name	STOP_E	STOP_EDGE [7:6]		RELOAD_EDGE [5:4]		DGE [3:2]	CAPTURE_	EDGE [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access			No	ne			R	W	
HW Access		None R							
Name			None [[15:10]			START_EDGE [9:8]		
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
9:8	START_EDGE	A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.
		0x1: FALLING_EDGE: Falling edge. Any falling edge generates an event.
		0x2: BOTH_EDGES: Rising AND falling edge. Any odd amount of edges generates an event.
		0x3: NO_EDGE_DET: No edge detection, use trigger as is.
7:6	STOP_EDGE	A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.



0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

5:4 RELOAD_EDGE

A reload event will initialize the counter. When counting up, the counter is initialized to "0". When

counting down, the counter is initialized with PERIOD.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

3:2 COUNT_EDGE

A counter event will increase or decrease the counter by '1'.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

1:0 CAPTURE_EDGE

A capture event will copy the counter value into the CC register.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.



2.1.52 TCPWM_CNT3_TR_CTRL2

Counter trigger control register 2

Address: 0x400601E8
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	No	ne	R'	W	R	RW		W			
HW Access	No	ne	R		F	₹	R				
Name	None	: [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]			
Bits	15	14	13	12	11	10	9	8			
SW Access			'	No	ne						
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits	Name	Description
5:4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'
		0x1: CLEAR: Set to '0'
		0x2: INVERT: Invert
		0x3: NO_CHANGE: No Change
3:2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'



0x1: CLEAR:

Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change

1:0 CC_MATCH_MODE

Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.

To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.

Default Value: 3

0x0: SET: Set to '1'

0x1: CLEAR: Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change



2.1.53 TCPWM_CNT3_INTR

Interrupt request register.
Address: 0x400601F0
Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0		
SW Access			No	one			RW1C	RW1C		
HW Access		None						RW1S		
Name		None [7:2]						TC		
Bits	15	14	13	12	11	10	9	8		
SW Access			'	No	one					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0



2.1.54 TCPWM_CNT3_INTR_SET

Interrupt set request register.

Address: 0x400601F4
Retention: Not Retained

Bits	7	7 6 5 4 3 2 1 0						
SW Access			No	ne			RW1S	RW1S
HW Access			No	ne			А	Α
Name			None	[7:2]			CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	31:241			

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



2.1.55 TCPWM_CNT3_INTR_MASK

Interrupt mask register.
Address: 0x400601F8
Retention: Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access			No	one			RW	RW
HW Access			No	one			R	R
Name			None	e [7:2]			CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0



2.1.56 TCPWM_CNT3_INTR_MASKED

Interrupt masked request register

Address: 0x400601FC Retention: Not Retained

Bits	7	7 6 5 4 3 2 1 0						
SW Access			No	ne			R	R
HW Access			No	one			W	W
Name			None	e [7:2]			CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0



2.1.57 TCPWM_CNT4_CTRL

Counter control register Address: 0x40060200 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	ne		RW	RW	RW	RW	
HW Access		No	one		R	R	R	R	
Name		None	: [7:4]		PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC	
Bits	15	14	13	12	11	10	9	8	
SW Access		RW							
HW Access	R								
Name	GENERIC [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access	No	ne	R'	W	None	RW	RW		
HW Access	No	ne	F	२	None	R	F	₹	
Name	None	23:22]		JRE_MODE :20]	None	ONE_SHOT	UP_DOWN_I	MODE [17:16]	
Bits	31	30	29	28	27	26	25	24	
SW Access			None				RW		
HW Access			None			R			
Name			None [31:27]				MODE [26:24]		

Bits Name Description

26 : 24 MODE Counter mode.
Default Value: 0

0x0: TIMER: Timer mode 0x2: CAPTURE:

0x2: CAPTURE: Capture mode 0x3: QUAD:

Quadrature encoding mode

0x4: PWM:

Pulse width modulation (PWM) mode

0x5: PWM_DT:

PWM with deadtime insertion mode

0x6: PWM_PR:

Pseudo random pulse width modulation



15:8

GENERIC

21:20 QUADRATURE_MODE

In QUAD mode selects quadrature encoding mode (X1/X2/X4).

In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and

"dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and

"dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value

QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value

QUADRATURE_MODE[1].

Default Value: 0

0x0: X1:

X1 encoding (QUAD mode)

0x1: X2:

X2 encoding (QUAD mode)

0x1: INV_OUT:

When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)

0x2: X4

X4 encoding (QUAD mode)

0x2: INV_COMPL_OUT:

When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT

modes)

18 ONE_SHOT When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal

count event is generated.

Default Value: 0

17:16 UP_DOWN_MODE Determines counter direction.

Default Value: 0

0x0: COUNT_UP:

Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.

0x1: COUNT DOWN:

Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x2: COUNT_UPDN1:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x3: COUNT_UPDN2:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).

Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of

this field determine pre-scaling of the selected counter clock.

Default Value: 0

0x0: DIVBY1:

Divide by 1 (other-than-PWM_DT mode)

0x1: DIVBY2:

Divide by 2 (other-than-PWM_DT mode)

0x2: DIVBY4:

Divide by 4 (other-than-PWM_DT mode)



0x3: DIVBY8:

Divide by 8 (other-than-PWM_DT mode)

0x4: DIVBY16:

Divide by 16 (other-than-PWM_DT mode)

0x5: DIVBY32:

Divide by 32 (other-than-PWM_DT mode)

0x6: DIVBY64:

Divide by 64 (other-than-PWM_DT mode)

0x7: DIVBY128:

Divide by 128 (other-than-PWM_DT mode)

3 PWM_STOP_ON_KILL Specifies whether the counter stops on a kill events:

'0': kill event does NOT stop counter.

'1': kill event stops counter.

This field has a function in PWM, PWM_DT and PWM_PR modes only.

Default Value: 0

2 PWM_SYNC_KILL Specifies asynchronous/synchronous kill behavior:

'1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE

should be RISING_EDGE.

 $\label{lem:complex} \begin{tabular}{ll} \beg$

This field has a function in PWM and PWM_DT modes only. This field is only used when

 ${\sf PWM_STOP_ON_KILL} \ is \ '0'.$

Default Value: 0

1 AUTO_RELOAD_PERIOD Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in

PWM, PWM_DT and PWM_PR modes.

'0': never switch.

'1': switch on a terminal count event with and actively pending siwtch event.

Default Value: 0

0 AUTO_RELOAD_CC Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM,

PWM_DT and PWM_PR modes.

Timer mode: '0': never switch.

'1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes:

'0: never switch.

'1': switch on a terminal count event with an actively pending switch event.



2.1.58 TCPWM_CNT4_STATUS

Counter status register Address: 0x40060204 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				None				R
HW Access				None				RW
Name				None [7:1]				DOWN
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		RW						
Name		GENERIC [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	R				None		-	
HW Access	RW		None					
Name	RUNNING	G None [30:24]						

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0



2.1.59 TCPWM_CNT4_COUNTER

Counter count register Address: 0x40060208 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R'	W			
HW Access				R'	W			
Name				COUNT	ER [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		RW						
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0



2.1.60 TCPWM_CNT4_CC

Counter compare/capture register

Address: 0x4006020C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				R	W			
Name				СС	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W			
HW Access		RW						
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
------	------	-------------

15:0 CC In CAPTURE mode, captures the counter value. In other modes, compared to counter value.



2.1.61 TCPWM_CNT4_CC_BUFF

Counter buffered compare/capture register

Address: 0x40060210 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				R'	W			
Name				CC	7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W	'		
HW Access		RW						
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None [31:241			

Bits	Name	Description
------	------	-------------

15:0 CC Additional buffer for counter CC register.



2.1.62 TCPWM_CNT4_PERIOD

Counter period register Address: 0x40060214 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access				R'	W						
Name				PERIO	D [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access			'	R	W						
HW Access		RW									
Name	PERIOD [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access			'	No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access		None									
Name				None [31:24]		None [31:24]				

Bits Name Description

15:0 PERIOD Period value: upper value of the counter. When the counter should count for n cycles, this field

should be set to n-1.



2.1.63 TCPWM_CNT4_PERIOD_BUFF

Counter buffered period register

Address: 0x40060218 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				R	W			
Name				PERIC	DD [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W			
HW Access		RW						
Name	PERIOD [15:8]							
Bits	23	23 22 21 20 19 18 17						16
SW Access				No	ne	'		
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits Name Description

15:0 PERIOD Additional buffer for counter PERIOD register.



2.1.64 TCPWM_CNT4_TR_CTRL0

Counter trigger control register 0

Address: 0x40060220 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW				RW				
HW Access		R				ı	₹			
Name		COUNT_SEL [7:4]				CAPTURE	SEL [3:0]			
Bits	15	15 14 13 12				10	9	8		
SW Access		RW				R	W			
HW Access		R				R				
Name		STOP_SEL [15:12]				RELOAD_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16		
SW Access		No	ne		RW					
HW Access		No	one		R					
Name		None	[23:20]			START_S	EL [19:16]			
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		No								
Name				None [31:24]					

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15:12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event.
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7:4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1



3:0 CAPTURE_SEL

Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts.

Default Value: 0



2.1.65 TCPWM_CNT4_TR_CTRL1

Counter trigger control register 1

Address: 0x40060224 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	RW		RW		RW		RW	
HW Access	F	₹	R		F	₹	R		
Name	STOP_EI	OGE [7:6]	RELOAD_I	EDGE [5:4]	COUNT_E	DGE [3:2]	CAPTURE_EDGE [1:0]		
Bits	15 14 13 12 11 10					9	8		
SW Access		None RW						W	
HW Access		None R						२	
Name		None [15:10] START_EDGE [9:8]					DGE [9:8]		
Bits	23	23 22 21 20 19 18 17 16						16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		<u> </u>		No	one				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
9:8	START_EDGE	A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.
		0x1: FALLING_EDGE: Falling edge. Any falling edge generates an event.
		0x2: BOTH_EDGES: Rising AND falling edge. Any odd amount of edges generates an event.
		0x3: NO_EDGE_DET: No edge detection, use trigger as is.
7:6	STOP_EDGE	A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.



0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

5:4 RELOAD_EDGE

A reload event will initialize the counter. When counting up, the counter is initialized to "0". When

counting down, the counter is initialized with PERIOD.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

3:2 COUNT_EDGE

A counter event will increase or decrease the counter by '1'.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

1:0 CAPTURE_EDGE

A capture event will copy the counter value into the CC register.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.



2.1.66 TCPWM_CNT4_TR_CTRL2

Counter trigger control register 2

Address: 0x40060228 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	No	ne	R'	RW		RW		W
HW Access	No	None R R R						₹
Name	None	: [7:6]	UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	
Bits	15	14	13	12	11	10	9	8
SW Access			'	No	ne			
HW Access		None						
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
5:4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'
		0x1: CLEAR: Set to '0'
		0x2: INVERT: Invert
		0x3: NO_CHANGE: No Change
3:2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'



0x1: CLEAR:

Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change

1:0 CC_MATCH_MODE

Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.

To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.

Default Value: 3

0x0: SET: Set to '1'

0x1: CLEAR: Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change



2.1.67 TCPWM_CNT4_INTR

Interrupt request register.
Address: 0x40060230
Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access			No	one			RW1C	RW1C
HW Access			No	one			RW1S	RW1S
Name			None	e [7:2]			CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access	None							
Name		None [31:24]						

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0



2.1.68 TCPWM_CNT4_INTR_SET

Interrupt set request register.

Address: 0x40060234
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access			No	ne			RW1S	RW1S
HW Access			No	ne			А	Α
Name			None	[7:2]			CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		<u> </u>		No	one			
HW Access	None							
Name		None [31:24]						

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



2.1.69 TCPWM_CNT4_INTR_MASK

Interrupt mask register.
Address: 0x40060238
Retention: Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access			No	one			RW	RW
HW Access			No	one			R	R
Name		None [7:2] CC_MATCH						TC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0



2.1.70 TCPWM_CNT4_INTR_MASKED

Interrupt masked request register

Address: 0x4006023C Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access		None R						R
HW Access			No	ne			W	W
Name			None	[7:2]			CC_MATCH	TC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0

3 CPU Sub System (CPUSS) Registers



This section discusses the CPUSS registers. It lists all the registers in mapping tables, in address order.

3.1 Register Details

Register Name	Address
CPUSS_SYSREQ	0x40100004
CPUSS_SYSARG	0x40100008
CPUSS_FLASH_CTL	0x40100030
CPUSS_ROM_CTL	0x40100034



3.1.1 CPUSS_SYSREQ

SYSCALL control register Address: 0x40100004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				No	one			
Name				SYSCALL_CO	DMMAND [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W			
HW Access		None						
Name		SYSCALL_COMMAND [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	RW	R	R	RW	RW	None		
HW Access	R	А	RW	А	R	None		
Name	SYSCALL_ REQ	HMASTER_ 0	ROM_ACC ESS_EN	PRIVI- LEGED	DIS_RESE T_VECT_R EL		None [26:24]	

Bits	Name	Description
31	SYSCALL_REQ	CPU/DAP writes a '1' to this field to request a SystemCall. The HMASTER_0 field indicates the source of the write access. Setting this field to '1' immediate results in a NMI. The SystemCall NMI interrupt handler sets this field to '0' after servicing the request. Default Value: 0
30	HMASTER_0	Indicates the source of the write access to the SYSREQ register. '0': CPU write access. '1': DAP write access. HW sets this field when the SYSREQ register is written to and SYSCALL_REQ is '0' (the last time it is set is when SW sets SYSCALL_REQ from '0' to '1'). Default Value: 0
29	ROM_ACCESS_EN	Indicates that executing from Boot ROM is enabled. HW sets this field to '1', on reset or when the SystemCall NMI vector is fetched from Boot ROM. HW sets this field to '0', when the CPU is NOT executing from either Boot or System ROM. This bit is used for debug purposes only. Default Value: 1



28	PRIVILEGED	Indicates whether the system is in privileged ('1') or user mode ('0'). Only CPU SW executing from ROM can set this field to '1' when ROM_ACCESS_EN is '1' (the CPU is executing a SystemCall NMI interrupt handler). Any other write to this field sets is to '0'. This field is used as the AHB-Lite hprot[1] signal to implement Cypress proprietary user/privileged modes. These modes are used to enable/disable access to specific MMIO registers and memory regions. Default Value: 1
27	DIS_RESET_VECT_REL	Disable Reset Vector fetch relocation: '0': CPU accesses to locations 0x0000:0000 - 0x0000:0007 are redirected to ROM. '1': CPU accesses to locations 0x0000:0000 - 0x0000:0007 are made to flash. Note that this field defaults to '0' on reset, ensuring actual reset vector fetches are always made to ROM. Note that this field does not affect DAP accesses. Default Value: 0
15 : 0	SYSCALL_COMMAND	Opcode of the system call being requested. Default Value: 0



3.1.2 CPUSS_SYSARG

SYSARG control register

Address: 0x40100008 Retention: Retained

Bits	7	6	5	4	3	2	1	0								
SW Access	RW															
HW Access				No	ne											
Name				SYSCALL_	_ARG [7:0]											
Bits	15	15 14 13 12 11 10 9 8														
SW Access				R'	W											
HW Access				No	ne											
Name	SYSCALL_ARG [15:8]															
Bits	23	22	21	20	19	18	17	16								
SW Access				R'	W											
HW Access				No	ne											
Name				SYSCALL_/	ARG [23:16]											
Bits	31	30	29	28	27	26	25	24								
SW Access				R'	W											
HW Access				No	ne											
Name				SYSCALL /	ARG [31:24]			SYSCALL_ARG [31:24]								

Bits Name Description

31:0 SYSCALL_ARG $\label{eq:continuous} \textbf{Argument to System Call specified in SYSREQ}. \textbf{ Semantics of argument depends on system call}$ made. Typically a pointer to a parameter block. Default Value: 0



3.1.3 CPUSS_FLASH_CTL

FLASH control register Address: 0x40100030 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None			RW	RW None			RW	
HW Access	None			R	N	one		R	
Name	None [7:5]			PREF_EN	Non	e [3:2]	FLASH	FLASH_WS [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access	None								
Name	None [15:9]							FLASH_IN' ALIDATE	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [2	23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				Noi	ne				
HW Access	None								
Name	None [31:24]								

Bits	Name	Description
8	FLASH_INVALIDATE	1': Invalidates the content of the flash controller's buffers. Default Value: 0
4	PREF_EN	Prefetch enable: '0': disabled. This is a desirable seeting when FLASH_WS is "0" or when predictable execution behavior is required. '1': enabled. Default Value: 0
1:0	FLASH_WS	Amount of ROM wait states: "0": 0 wait states (fast flash: [0, 24] MHz system frequency, slow flash: [0, 16] MHz system frequency) "1": 1 wait state (fast flash: [24, 48] MHz system frequency, slow flash: [16, 32] MHz system frequency) "2": 2 wait states (slow flash: [32, 48] MHz system frequency) "3": undefined Default Value: 0



3.1.4 CPUSS_ROM_CTL

ROM control register Address: 0x40100034 Retention: Retained

Bits	7	6	5	4	3	2	1	0					
SW Access		None											
HW Access		None											
Name		None [7:1]											
Bits	15	15 14 13 12 11 10 9											
SW Access		None											
HW Access		None											
Name	None [15:8]												
Bits	23	22	21	20	19	18	17	16					
SW Access				No	ne								
HW Access				No	one								
Name				None	[23:16]								
Bits	31	30	29	28	27	26	25	24					
SW Access				No	one								
HW Access				No	one								
Name				None	None [31:24]								

Bits	Name	Description
------	------	-------------

0 ROM_WS

Amount of ROM wait states:

'0': 0 wait states. Use this setting for newer, faster ROM design. Use this setting for older, slower ROM design and frequencies in the range [0, 24] MHz.

^{&#}x27;1': 1 wait state. Use this setting for older, slower ROM design and frequencies in the range <24, 48] MHz.

5 GPIO - Common Registers



This section discusses the GPIO registers. It lists all the registers in mapping tables, in address order.

5.1 Register Details

Register Name	Address			
GPIO_INTR_CAUSE	0x40041000			



5.1.1 GPIO_INTR_CAUSE

Interrupt port cause register

Address: 0x40041000 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None			R						
HW Access		None				W				
Name	None [7:5]					PORT_INT [4:0	D]			
Bits	15	14	13	12 11 10 9						
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [[31:24]					

Bits Name

4:0 PORT_INT

Description

Each IO port has an associated bit field in this register. The bit field reflects the IO port's interrupt line (bit field i reflects "gpio_interrupts[i]" for IO port i). The register is used when the system uses a shared/combined interrupt line "gpio_interrupt". The SW ISR reads the register to determine which IO port(s) is responsible for the shared/combined interrupt line "gpio_interrupt". Once, the IO port(s) is determined, the IO port's INTR register is read to determine the IO pad(s) in the IO port that caused the interrupt.

6 GPIO - Port Specific Registers



This section discusses the GPIO Port registers. It lists all the registers in mapping tables, in address order.

6.1 Register Details

Register Name	Address
GPIO_PRT0_DR	0x40040000
GPIO_PRT0_PS	0x40040004
GPIO_PRT0_PC	0x40040008
GPIO_PRT0_INTR_CFG	0x4004000C
GPIO_PRT0_INTR	0x40040010
GPIO_PRT0_PC2	0x40040018
GPIO_PRT0_DR_SET	0x40040040
GPIO_PRT0_DR_CLR	0x40040044
GPIO_PRT0_DR_INV	0x40040048
GPIO_PRT1_DR	0x40040100
GPIO_PRT1_PS	0x40040104
GPIO_PRT1_PC	0x40040108
GPIO_PRT1_INTR_CFG	0x4004010C
GPIO_PRT1_INTR	0x40040110
GPIO_PRT1_PC2	0x40040118
GPIO_PRT1_DR_SET	0x40040140
GPIO_PRT1_DR_CLR	0x40040144
GPIO_PRT1_DR_INV	0x40040148
GPIO_PRT2_DR	0x40040200
GPIO_PRT2_PS	0x40040204
GPIO_PRT2_PC	0x40040208
GPIO_PRT2_INTR_CFG	0x4004020C
GPIO_PRT2_INTR	0x40040210
GPIO_PRT2_PC2	0x40040218
GPIO_PRT2_DR_SET	0x40040240
GPIO_PRT2_DR_CLR	0x40040244
GPIO_PRT2_DR_INV	0x40040248



Register Name	Address
GPIO_PRT3_DR	0x40040300
GPIO_PRT3_PS	0x40040304
GPIO_PRT3_PC	0x40040308
GPIO_PRT3_INTR_CFG	0x4004030C
GPIO_PRT3_INTR	0x40040310
GPIO_PRT3_PC2	0x40040318
GPIO_PRT3_DR_SET	0x40040340
GPIO_PRT3_DR_CLR	0x40040344
GPIO_PRT3_DR_INV	0x40040348
GPIO_PRT4_DR	0x40040400
GPIO_PRT4_PS	0x40040404
GPIO_PRT4_PC	0x40040408
GPIO_PRT4_INTR_CFG	0x4004040C
GPIO_PRT4_INTR	0x40040410
GPIO_PRT4_PC2	0x40040418
GPIO_PRT4_DR_SET	0x40040440
GPIO_PRT4_DR_CLR	0x40040444
GPIO_PRT4_DR_INV	0x40040448



6.1.1 GPIO_PRT0_DR

Port output data register Address: 0x40040000 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW	RW	RW	RW	RW	RW	RW	RW		
HW Access	RW	RW	RW	RW	RW	RW	RW	RW		
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0		
Bits	15	14	13	12	11	10	9	8		
SW Access				No	one					
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access		None								
Name	None [31:24]									

Bits	Name	Description
7	DATA7	IO pad 7 output data. Default Value: 0
6	DATA6	IO pad 6 output data. Default Value: 0
5	DATA5	IO pad 5 output data. Default Value: 0
4	DATA4	IO pad 4 output data. Default Value: 0
3	DATA3	IO pad 3 output data. Default Value: 0
2	DATA2	IO pad 2 output data. Default Value: 0
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0



6.1.2 GPIO_PRT0_PS

Port IO pad state register Address: 0x40040004 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	R	R	R	R	R	R	R	
HW Access	W	W	W	W	W	W	W	W	
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	
Bits	15	14	13	12	11	10	9	8	
SW Access	None								
HW Access	None								
Name		None [15:9]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
	None [31:24]								

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
7	DATA7	IO pad 7 state. Default Value: 0
6	DATA6	IO pad 6 state. Default Value: 0
5	DATA5	IO pad 5 state. Default Value: 0
4	DATA4	IO pad 4 state. Default Value: 0
3	DATA3	IO pad 3 state. Default Value: 0
2	DATA2	IO pad 2 state. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0



0 DATA0 IO pad 0 state:

- 1: Logic high, if the pin voltage is above the input buffer threshold, logic high.

0: Logic low, if the pin voltage is below that threshold, logic low.

If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin.



6.1.3 GPIO_PRT0_PC

Port configuration register

Address: 0x40040008 Retention: Retained

	П				1	1			
Bits	7	6	5	4	3	2	1	0	
SW Access	R	W		RW			RW		
HW Access		R		R			R		
Name	DM2	2 [7:6] DM1 [5		DM1 [5:3]			DM0 [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access	RW		RW			RW			
HW Access	R		R			R		R	
Name	DM5		DM4 [14:12]			DM3 [11:9]		DM2	
Bits	23	22	21	20	19	18	17	16	
SW Access		RW			RW		R	RW	
HW Access		R			R			R	
Name		DM7 [23:21]			DM6 [20:18]			17:16]	
Bits	31	30	29	28	27	26	25	24	
SW Access	R	W		N	None		RW	RW	
HW Access		R		None			R	R	
Name		MODE_SEL :30]		None [29:26]				PORT_VTR IP_SEL	

Bits Name Description

31:30 PORT_IB_MODE_SEL

This register is not applicable for PSoC 4700S.

This field selects the input buffer reference. The size (1 or 2 bits) and functionality is dependent on the IO cell.

For GPIOv2 IO cells, bit PORT_IB_MODE_SEL[1] is not used (GPIOv2 IO cell replaces GPIO IO cell):

"0"/"2". CMOS input buffer (PORT_VTRIP_SEL is '0'), LVTTL input buffer (PORT_VTRIP_SEL is '1')

"1"/"3": vcchib.

For GPIO_OVTv2 and SIOv2 IO cells:

"0": CMOS input buffer (PORT_VTRIP_SEL is '0'), LVTTL input buffer (PORT_VTRIP_SEL is '1')

For SIO IO cell, this field is present but not used as the SIO IO cell does not provide input buffer mode select functionality (SIOv2 IO cell will replace SIO IO cell, as soon as it is available). Default Value: 0

[&]quot;1": vcchib.

[&]quot;2": OVT.

[&]quot;3": Reference (possibly from reference generator cell).



25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTL input buffer. Default Value: 0
23 : 21	DM7	The GPIO drive mode for IO pad 7. Default Value: 0
20 : 18	DM6	The GPIO drive mode for IO pad 6. Default Value: 0
17 : 15	DM5	The GPIO drive mode for IO pad 5. Default Value: 0
14 : 12	DM4	The GPIO drive mode for IO pad 4. Default Value: 0
11:9	DM3	The GPIO drive mode for IO pad 3. Default Value: 0
8:6	DM2	The GPIO drive mode for IO pad 2. Default Value: 0
5:3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0
2:0	DM0	The GPIO drive mode for IO pad 0. Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus. Default Value: 0

0x0: OFF:

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.

0x1: INPUT:

Mode 1: Output buffer off (high Z). Input buffer on.

0x2: 0_PU:

Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.

0x3: PD_1

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

0x4: 0 Z:

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

0x5: Z_1:

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

0x6: 0_1:

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

0x7: PD_PU:

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.



6.1.4 GPIO_PRT0_INTR_CFG

Port interrupt configuration register

Address: 0x4004000C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W	R	W	R	W	R	W	
HW Access	R		F	R		₹	R		
Name	EDGE3_SEL [7:6]		EDGE2_	EDGE2_SEL [5:4]		EDGE1_SEL [3:2]		EDGE0_SEL [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access	RW		RW		RW		RW		
HW Access	R		R		R		R		
Name	EDGE7_SEL [15:14]		EDGE6_SEL [13:12]		EDGE5_SEL [11:10]		EDGE4_SEL [9:8]		
Bits	23	22	21	20	19	18	17	16	
SW Access		None		RW			RW		
HW Access		None		R			R		
Name		None [23:21]		FLT_SEL [20:18]		3]	FLT_EDGE_SEL [17:16		
Bits	31	30	29	28	27	26	25	24	
SW Access				None					
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Same for the glitch filtered pin (selected by FLT_SELECT). Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
15 : 14	EDGE7_SEL	Sets which edge will trigger an IRQ for IO pad 7. Default Value: 0
13 : 12	EDGE6_SEL	Sets which edge will trigger an IRQ for IO pad 6. Default Value: 0



11 : 10	EDGE5_SEL	Sets which edge will trigger an IRQ for IO pad 5. Default Value: 0
9:8	EDGE4_SEL	Sets which edge will trigger an IRQ for IO pad 4. Default Value: 0
7:6	EDGE3_SEL	Sets which edge will trigger an IRQ for IO pad 3. Default Value: 0
5:4	EDGE2_SEL	Sets which edge will trigger an IRQ for IO pad 2. Default Value: 0
3:2	EDGE1_SEL	Sets which edge will trigger an IRQ for IO pad 1. Default Value: 0
1:0	EDGE0_SEL	Sets which edge will trigger an IRQ for IO pad 0. Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH:

Both rising and falling edges



6.1.5 GPIO_PRT0_INTR

Port interrupt status register

Address: 0x40040010 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	
HW Access	A	Α	Α	Α	Α	А	Α	А	
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	
Bits	15	14	13	12	11	10	9	8	
SW Access	Ï .	None							
HW Access	Ï .	None							
Name		None [15:9]						FLT_DATA	
Bits	23	22	21	20	19	18	17	16	
SW Access	R	R	R	R	R	R	R	R	
HW Access	W	W	W	W	W	W	W	W	
Name	PS_DATA7	PS_DATA6	PS_DATA5	PS_DATA4	PS_DATA3	PS_DATA2	PS_DATA1	PS_DATAC	
Bits	31	30	29	28	27	26	25	24	
SW Access	1			None				R	
HW Access		None					W		
Name				None [31:25]				PS_FLT_D	

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
23	PS_DATA7	Default Value: 0
22	PS_DATA6	Default Value: 0
21	PS_DATA5	Default Value: 0
20	PS_DATA4	Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	
		Default Value: 0
8	FLT_DATA	Deglitched interrupt pending (selected by FLT_SELECT). Default Value: 0



7	DATA7	Interrupt pending on IO pad 7. Firmware writes 1 to clear the interrupt. Default Value: 0
6	DATA6	Interrupt pending on IO pad 6. Firmware writes 1 to clear the interrupt. Default Value: 0
5	DATA5	Interrupt pending on IO pad 5. Firmware writes 1 to clear the interrupt. Default Value: 0
4	DATA4	Interrupt pending on IO pad 4. Firmware writes 1 to clear the interrupt. Default Value: 0
3	DATA3	Interrupt pending on IO pad 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on IO pad 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt. Default Value: 0



6.1.6 GPIO_PRT0_PC2

Port configuration register 2

Address: 0x40040018 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW	RW	RW	RW	RW	RW	RW	RW		
HW Access	R	R	R	R	R	R	R	R		
Name	INP_DIS7	INP_DIS6	INP_DIS5	INP_DIS4	INP_DIS3	INP_DIS2	INP_DIS1	INP_DIS0		
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
7	INP_DIS7	Disables the input buffer for IO pad 7. Default Value: 0
6	INP_DIS6	Disables the input buffer for IO pad 6. Default Value: 0
5	INP_DIS5	Disables the input buffer for IO pad 5. Default Value: 0
4	INP_DIS4	Disables the input buffer for IO pad 4. Default Value: 0
3	INP_DIS3	Disables the input buffer for IO pad 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for IO pad 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0



0 INP_DIS0

Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver.

Default Value: 0



6.1.7 GPIO_PRT0_DR_SET

Port output data set register

Address: 0x40040040
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access				A	4					
Name		DATA [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '1'.



6.1.8 GPIO_PRT0_DR_CLR

Port output data clear register

Address: 0x40040044
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				R'	N				
HW Access				A	١				
Name				DATA	[7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None I	None [31:24]				

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '0'.



GPIO_PRT0_DR_INV 6.1.9

Port output data invert register

Address: 0x40040048 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				,	4			
Name				DATA	A [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0').



6.1.10 **GPIO_PRT1_DR**

Port output data register Address: 0x40040100 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	RW	RW	RW	RW	RW	RW	RW	RW
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access				No	one			
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name	ii	None [31:24]						

Bits	Name	Description
7	DATA7	IO pad 7 output data. Default Value: 0
6	DATA6	IO pad 6 output data. Default Value: 0
5	DATA5	IO pad 5 output data. Default Value: 0
4	DATA4	IO pad 4 output data. Default Value: 0
3	DATA3	IO pad 3 output data. Default Value: 0
2	DATA2	IO pad 2 output data. Default Value: 0
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0



6.1.11 **GPIO_PRT1_PS**

Port IO pad state register Address: 0x40040104 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access		None						R
HW Access		None					W	
Name	None [15:9] FLT_I					FLT_DAT/		
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name	 			None	[31:24]			

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
7	DATA7	IO pad 7 state. Default Value: 0
6	DATA6	IO pad 6 state. Default Value: 0
5	DATA5	IO pad 5 state. Default Value: 0
4	DATA4	IO pad 4 state. Default Value: 0
3	DATA3	IO pad 3 state. Default Value: 0
2	DATA2	IO pad 2 state. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0



0 DATA0 IO pad 0 state:

- 1: Logic high, if the pin voltage is above the input buffer threshold, logic high.

0: Logic low, if the pin voltage is below that threshold, logic low.

If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin.



6.1.12 GPIO_PRT1_PC

Port configuration register

Address: 0x40040108 Retention: Retained

D**		1 0		1				
Bits	7	6	5	4	3	2	1	0
SW Access	R	W		RW			RW	
HW Access	ı	₹		R			R	
Name	DM2	[7:6]		DM1 [5:3]	DM1 [5:3]			
Bits	15	14	13	12	11	10	9	8
SW Access	RW		RW			RW		RW
HW Access	R		R			R		R
Name	DM5		DM4 [14:12]			DM3 [11:9]	DM2	
Bits	23	22	21	20	19	18	17	16
SW Access		RW		RW			R	W
HW Access		R		R			R	
Name		DM7 [23:21]		DM6 [20:18]			DM5 [17:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	R	RW		None			RW	RW
HW Access	ı	₹		None			R	R
Name		PORT_IB_MODE_SEL [31:30]			None [29:26]			PORT_VTR IP_SEL

Bits Name Description

31:30 PORT_IB_MODE_SEL

This register is not applicable for PSoC 4700S.

This field selects the input buffer reference. The size (1 or 2 bits) and functionality is dependent on the IO cell.

For GPIOv2 IO cells, bit PORT_IB_MODE_SEL[1] is not used (GPIOv2 IO cell replaces GPIO IO cell):

"0"/"2". CMOS input buffer (PORT_VTRIP_SEL is '0'), LVTTL input buffer (PORT_VTRIP_SEL is '1')

"1"/"3": vcchib.

For GPIO_OVTv2 and SIOv2 IO cells:

"0": CMOS input buffer (PORT_VTRIP_SEL is '0'), LVTTL input buffer (PORT_VTRIP_SEL is '1')

For SIO IO cell, this field is present but not used as the SIO IO cell does not provide input buffer mode select functionality (SIOv2 IO cell will replace SIO IO cell, as soon as it is available). Default Value: 0

[&]quot;1": vcchib.

[&]quot;2": OVT.

[&]quot;3": Reference (possibly from reference generator cell).



25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTL input buffer. Default Value: 0
23 : 21	DM7	The GPIO drive mode for IO pad 7. Default Value: 0
20 : 18	DM6	The GPIO drive mode for IO pad 6. Default Value: 0
17 : 15	DM5	The GPIO drive mode for IO pad 5. Default Value: 0
14 : 12	DM4	The GPIO drive mode for IO pad 4. Default Value: 0
11:9	DM3	The GPIO drive mode for IO pad 3. Default Value: 0
8:6	DM2	The GPIO drive mode for IO pad 2. Default Value: 0
5:3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0
2:0	DM0	The GPIO drive mode for IO pad 0. Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus. Default Value: 0

0x0: OFF:

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.

0x1: INPUT:

Mode 1: Output buffer off (high Z). Input buffer on.

0x2: 0_PU:

Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.

0x3: PD_1:

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

0x4: 0 Z

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

0x5: Z_1:

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

0x6: 0_1:

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

0x7: PD_PU:

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.



6.1.13 GPIO_PRT1_INTR_CFG

Port interrupt configuration register

Address: 0x4004010C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R'	W	R	W	R	W	R	W
HW Access	F	?	R		R		R	
Name	EDGE3_	SEL [7:6]	EDGE2_	SEL [5:4]	EDGE1_SEL [3:2]		EDGE0_SEL [1:0]	
Bits	15	14	13	12	11	10	9	8
SW Access	RW		R	W	RW		RW	
HW Access	R		R		R		R	
Name	EDGE7_SEL [15:14]		EDGE6_SEL [13:12]		EDGE5_SEL [11:10]		EDGE4_SEL [9:8]	
Bits	23	22	21	20	19	18	17	16
SW Access		None		RW			RW	
HW Access		None		R			R	
Name		None [23:21]		FLT_SEL [20:18]			FLT_EDGE_SEL [17:16]	
Bits	31	30	29	28	27	26	25	24
SW Access				None				
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Same for the glitch filtered pin (selected by FLT_SELECT). Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
15 : 14	EDGE7_SEL	Sets which edge will trigger an IRQ for IO pad 7. Default Value: 0
13 : 12	EDGE6_SEL	Sets which edge will trigger an IRQ for IO pad 6. Default Value: 0



11 : 10	EDGE5_SEL	Sets which edge will trigger an IRQ for IO pad 5. Default Value: 0
9:8	EDGE4_SEL	Sets which edge will trigger an IRQ for IO pad 4. Default Value: 0
7:6	EDGE3_SEL	Sets which edge will trigger an IRQ for IO pad 3. Default Value: 0
5:4	EDGE2_SEL	Sets which edge will trigger an IRQ for IO pad 2. Default Value: 0
3:2	EDGE1_SEL	Sets which edge will trigger an IRQ for IO pad 1. Default Value: 0
1:0	EDGE0_SEL	Sets which edge will trigger an IRQ for IO pad 0. Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH:

Both rising and falling edges



6.1.14 GPIO_PRT1_INTR

Port interrupt status register

Address: 0x40040110 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	А	Α	Α	Α	Α	А	Α	А
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access				None				RW1C
HW Access		None						А
Name		None [15:9]						FLT_DATA
Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	PS_DATA7	PS_DATA6	PS_DATA5	PS_DATA4	PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0
Bits	31	30	29	28	27	26	25	24
SW Access				None				R
HW Access		None						W
Name		None [31:25]						PS_FLT_DA TA

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
23	PS_DATA7	Default Value: 0
22	PS_DATA6	Default Value: 0
21	PS_DATA5	Default Value: 0
20	PS_DATA4	Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	
		Default Value: 0
8	FLT_DATA	Deglitched interrupt pending (selected by FLT_SELECT). Default Value: 0



7	DATA7	Interrupt pending on IO pad 7. Firmware writes 1 to clear the interrupt. Default Value: 0
6	DATA6	Interrupt pending on IO pad 6. Firmware writes 1 to clear the interrupt. Default Value: 0
5	DATA5	Interrupt pending on IO pad 5. Firmware writes 1 to clear the interrupt. Default Value: 0
4	DATA4	Interrupt pending on IO pad 4. Firmware writes 1 to clear the interrupt. Default Value: 0
3	DATA3	Interrupt pending on IO pad 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on IO pad 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt. Default Value: 0



6.1.15 **GPIO_PRT1_PC2**

Port configuration register 2

Address: 0x40040118 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	INP_DIS7	INP_DIS6	INP_DIS5	INP_DIS4	INP_DIS3	INP_DIS2	INP_DIS1	INP_DISC
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name	11			None	31.241			

Bits	Name	Description
7	INP_DIS7	Disables the input buffer for IO pad 7. Default Value: 0
6	INP_DIS6	Disables the input buffer for IO pad 6. Default Value: 0
5	INP_DIS5	Disables the input buffer for IO pad 5. Default Value: 0
4	INP_DIS4	Disables the input buffer for IO pad 4. Default Value: 0
3	INP_DIS3	Disables the input buffer for IO pad 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for IO pad 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0



0 INP_DIS0

Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver.

Default Value: 0



6.1.16 GPIO_PRT1_DR_SET

Port output data set register

Address: 0x40040140 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				A	4			
Name				DATA	[7:0]			
Bits	15	15 14 13 12 11 10 9						
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	23 22 21 20 19 18 17 16						
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None [31:241			

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '1'.



6.1.17 GPIO_PRT1_DR_CLR

Port output data clear register

Address: 0x40040144
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				A	4			
Name				DATA	[7:0]			
Bits	15	15 14 13 12 11 10 9						
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	23 22 21 20 19 18 17 16						
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None [31:241			

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '0'.



GPIO_PRT1_DR_INV 6.1.18

Port output data invert register

Address: 0x40040148 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				A	4			
Name				DATA	[7:0]			
Bits	15	15 14 13 12 11 10 9						
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	23 22 21 20 19 18 17 16						
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None [31:241			

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0').



6.1.19 **GPIO_PRT2_DR**

Port output data register Address: 0x40040200 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	RW	RW	RW	RW	RW	RW	RW	RW
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access				No	one			
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
7	DATA7	IO pad 7 output data. Default Value: 0
6	DATA6	IO pad 6 output data. Default Value: 0
5	DATA5	IO pad 5 output data. Default Value: 0
4	DATA4	IO pad 4 output data. Default Value: 0
3	DATA3	IO pad 3 output data. Default Value: 0
2	DATA2	IO pad 2 output data. Default Value: 0
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0



6.1.20 **GPIO_PRT2_PS**

Port IO pad state register Address: 0x40040204 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access				None				R
HW Access		None						W
Name	None [15:9] FL					FLT_DAT/		
Bits	23	23 22 21 20 19 18 17						16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name	 			None	[31:24]			

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
7	DATA7	IO pad 7 state. Default Value: 0
6	DATA6	IO pad 6 state. Default Value: 0
5	DATA5	IO pad 5 state. Default Value: 0
4	DATA4	IO pad 4 state. Default Value: 0
3	DATA3	IO pad 3 state. Default Value: 0
2	DATA2	IO pad 2 state. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0



0 DATA0 IO pad 0 state:

- 1: Logic high, if the pin voltage is above the input buffer threshold, logic high.

0: Logic low, if the pin voltage is below that threshold, logic low.

If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin.



6.1.21 GPIO_PRT2_PC

Port configuration register

Address: 0x40040208 Retention: Retained

D'I-	T -					_		
Bits	7	6	5	4	3	2	1	0
SW Access	R	W		RW			RW	
HW Access		R		R			R	
Name	DM2	DM2 [7:6]		DM1 [5:3]			DM0 [2:0]	
Bits	15	14	13	12	11	10	9	8
SW Access	RW		RW			RW		RW
HW Access	R		R			R		R
Name	DM5		DM4 [14:12]			DM3 [11:9]	DM2	
Bits	23	22	21	20	19	18	17	16
SW Access		RW		RW			RW	
HW Access		R		R			R	
Name		DM7 [23:21]		DM6 [20:18]			DM5 [17:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	R	W		None			RW	RW
HW Access		R		No	one		R	R
Name		MODE_SEL :30]		None	[29:26]		PORT_SLO W	PORT_VTR IP_SEL

Bits Name Description

31:30 PORT_IB_MODE_SEL

This register is not applicable for PSoC 4700S.

This field selects the input buffer reference. The size (1 or 2 bits) and functionality is dependent on the IO cell.

For GPIOv2 IO cells, bit PORT_IB_MODE_SEL[1] is not used (GPIOv2 IO cell replaces GPIO IO cell):

"0"/"2". CMOS input buffer (PORT_VTRIP_SEL is '0'), LVTTL input buffer (PORT_VTRIP_SEL is '1')

"1"/"3": vcchib.

For GPIO_OVTv2 and SIOv2 IO cells:

"0": CMOS input buffer (PORT_VTRIP_SEL is '0'), LVTTL input buffer (PORT_VTRIP_SEL is '1')

For SIO IO cell, this field is present but not used as the SIO IO cell does not provide input buffer mode select functionality (SIOv2 IO cell will replace SIO IO cell, as soon as it is available). Default Value: 0

[&]quot;1": vcchib.

[&]quot;2": OVT.

[&]quot;3": Reference (possibly from reference generator cell).



25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTL input buffer. Default Value: 0
23 : 21	DM7	The GPIO drive mode for IO pad 7. Default Value: 0
20 : 18	DM6	The GPIO drive mode for IO pad 6. Default Value: 0
17 : 15	DM5	The GPIO drive mode for IO pad 5. Default Value: 0
14 : 12	DM4	The GPIO drive mode for IO pad 4. Default Value: 0
11:9	DM3	The GPIO drive mode for IO pad 3. Default Value: 0
8:6	DM2	The GPIO drive mode for IO pad 2. Default Value: 0
5:3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0
2:0	DM0	The GPIO drive mode for IO pad 0. Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus. Default Value: 0

0x0: OFF:

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.

0x1: INPUT:

Mode 1: Output buffer off (high Z). Input buffer on.

0x2: 0_PU:

Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.

0x3: PD_1

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

0x4: 0 Z:

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

0x5: Z_1:

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

0x6: 0_1:

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

0x7: PD_PU:

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.



6.1.22 GPIO_PRT2_INTR_CFG

Port interrupt configuration register

Address: 0x4004020C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W	R	W	R	W	R	W	
HW Access	R		R		ı	R		₹	
Name	EDGE3_	SEL [7:6]	EDGE2_	SEL [5:4]	EDGE1_	SEL [3:2]	EDGE0_	SEL [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access	RW		R	W	R	W	R	W	
HW Access	R		R		R		R		
Name	EDGE7_SEL [15:14]		EDGE6_SEL [13:12]		EDGE5_SEL [11:10]		EDGE4_SEL [9:8]		
Bits	23	22	21	20	19	18	17	16	
SW Access		None		RW			RW		
HW Access		None		R			R		
Name		None [23:21]		F	FLT_SEL [20:18]		FLT_EDGE_SEL [17:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access					None				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Same for the glitch filtered pin (selected by FLT_SELECT). Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
15 : 14	EDGE7_SEL	Sets which edge will trigger an IRQ for IO pad 7. Default Value: 0
13 : 12	EDGE6_SEL	Sets which edge will trigger an IRQ for IO pad 6. Default Value: 0



11 : 10	EDGE5_SEL	Sets which edge will trigger an IRQ for IO pad 5. Default Value: 0
9:8	EDGE4_SEL	Sets which edge will trigger an IRQ for IO pad 4. Default Value: 0
7:6	EDGE3_SEL	Sets which edge will trigger an IRQ for IO pad 3. Default Value: 0
5:4	EDGE2_SEL	Sets which edge will trigger an IRQ for IO pad 2. Default Value: 0
3:2	EDGE1_SEL	Sets which edge will trigger an IRQ for IO pad 1. Default Value: 0
1:0	EDGE0_SEL	Sets which edge will trigger an IRQ for IO pad 0. Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge

0x3: BOTH:

Both rising and falling edges



6.1.23 GPIO_PRT2_INTR

Port interrupt status register

Address: 0x40040210 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	
HW Access	A	Α	Α	Α	А	А	Α	А	
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	
Bits	15	14	13	12	11	10	9	8	
SW Access	1	None							
HW Access	ii .	None							
Name				None [15:9]				FLT_DATA	
Bits	23	22	21	20	19	18	17	16	
SW Access	R	R	R	R	R	R	R	R	
HW Access	W	W	W	W	W	W	W	W	
Name	PS_DATA7	PS_DATA6	PS_DATA5	PS_DATA4	PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0	
Bits	31	30	29	28	27	26	25	24	
SW Access	1			None				R	
HW Access				None				W	
Name				None [31:25]				PS_FLT_DA TA	

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
23	PS_DATA7	Default Value: 0
22	PS_DATA6	Default Value: 0
21	PS_DATA5	Default Value: 0
20	PS_DATA4	Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	
		Default Value: 0
8	FLT_DATA	Deglitched interrupt pending (selected by FLT_SELECT). Default Value: 0



7	DATA7	Interrupt pending on IO pad 7. Firmware writes 1 to clear the interrupt. Default Value: 0
6	DATA6	Interrupt pending on IO pad 6. Firmware writes 1 to clear the interrupt. Default Value: 0
5	DATA5	Interrupt pending on IO pad 5. Firmware writes 1 to clear the interrupt. Default Value: 0
4	DATA4	Interrupt pending on IO pad 4. Firmware writes 1 to clear the interrupt. Default Value: 0
3	DATA3	Interrupt pending on IO pad 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on IO pad 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt. Default Value: 0



6.1.24 **GPIO_PRT2_PC2**

Port configuration register 2

Address: 0x40040218 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW								
HW Access	R	R	R	R	R	R	R	R	
Name	INP_DIS7	INP_DIS6	INP_DIS5	INP_DIS4	INP_DIS3	INP_DIS2	INP_DIS1	INP_DIS0	
Bits	15	14	13	12	11	10	9	8	
SW Access				No	one				
HW Access		None							
Name				None	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
7	INP_DIS7	Disables the input buffer for IO pad 7. Default Value: 0
6	INP_DIS6	Disables the input buffer for IO pad 6. Default Value: 0
5	INP_DIS5	Disables the input buffer for IO pad 5. Default Value: 0
4	INP_DIS4	Disables the input buffer for IO pad 4. Default Value: 0
3	INP_DIS3	Disables the input buffer for IO pad 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for IO pad 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0



0 INP_DIS0

Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver.

Default Value: 0



6.1.25 GPIO_PRT2_DR_SET

Port output data set register

Address: 0x40040240 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				A	4					
Name				DATA	[7:0]					
Bits	15	5 14 13 12 11 10 9 8								
SW Access				No	ne	'				
HW Access		None								
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '1'.



6.1.26 GPIO_PRT2_DR_CLR

Port output data clear register

Address: 0x40040244
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				A	4					
Name				DATA	[7:0]					
Bits	15	5 14 13 12 11 10 9 8								
SW Access				No	ne	'				
HW Access		None								
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '0'.



GPIO_PRT2_DR_INV 6.1.27

Port output data invert register

Address: 0x40040248 Retention: Retained

Bits	7	7 6 5 4 3 2 1 0							
SW Access		RW							
HW Access				A	4				
Name				DATA	[7:0]				
Bits	15	15 14 13 12 11 10 9							
SW Access		None							
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None [31:241				

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0').



6.1.28 GPIO_PRT3_DR

Port output data register Address: 0x40040300 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	RW	RW	RW	RW	RW	RW	RW	RW
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
7	DATA7	IO pad 7 output data. Default Value: 0
6	DATA6	IO pad 6 output data. Default Value: 0
5	DATA5	IO pad 5 output data. Default Value: 0
4	DATA4	IO pad 4 output data. Default Value: 0
3	DATA3	IO pad 3 output data. Default Value: 0
2	DATA2	IO pad 2 output data. Default Value: 0
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0



6.1.29 **GPIO_PRT3_PS**

Port IO pad state register Address: 0x40040304 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access		None						R
HW Access		None				W		
Name		None [15:9]					FLT_DATA	
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
7	DATA7	IO pad 7 state. Default Value: 0
6	DATA6	IO pad 6 state. Default Value: 0
5	DATA5	IO pad 5 state. Default Value: 0
4	DATA4	IO pad 4 state. Default Value: 0
3	DATA3	IO pad 3 state. Default Value: 0
2	DATA2	IO pad 2 state. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0



0 DATA0 IO pad 0 state:

- 1: Logic high, if the pin voltage is above the input buffer threshold, logic high.

0: Logic low, if the pin voltage is below that threshold, logic low.

If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin.



6.1.30 GPIO_PRT3_PC

Port configuration register

Address: 0x40040308 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W		RW			RW	RW	
HW Access	F	₹		R		R			
Name	DM2	[7:6]		DM1 [5:3]			DM0 [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access	RW		RW			RW	'	RW	
HW Access	R		R			R		R	
Name	DM5		DM4 [14:12]		DM3 [11:9]			DM2	
Bits	23	22	21	20	19	18	17	16	
SW Access		RW		RW			R	W	
HW Access		R		R			R		
Name		DM7 [23:21]		DM6 [20:18]			DM5 [17:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access	R	W		None			RW	RW	
HW Access	l i	R			None			R	
Name		MODE_SEL :30]	None [29:26]			PORT_SLO W	PORT_VTF		

Bits Name Description

31:30 PORT_IB_MODE_SEL

This register is not applicable for PSoC 4700S.

This field selects the input buffer reference. The size (1 or 2 bits) and functionality is dependent on the IO cell.

For GPIOv2 IO cells, bit PORT_IB_MODE_SEL[1] is not used (GPIOv2 IO cell replaces GPIO IO cell):

"0"/"2": CMOS input buffer (PORT_VTRIP_SEL is '0'), LVTTL input buffer (PORT_VTRIP_SEL is '1')

"1"/"3": vcchib.

For GPIO_OVTv2 and SIOv2 IO cells:

"0": CMOS input buffer (PORT_VTRIP_SEL is '0'), LVTTL input buffer (PORT_VTRIP_SEL is '1')

For SIO IO cell, this field is present but not used as the SIO IO cell does not provide input buffer mode select functionality (SIOv2 IO cell will replace SIO IO cell, as soon as it is available). Default Value: 0

[&]quot;1": vcchib.

[&]quot;2": OVT.

[&]quot;3": Reference (possibly from reference generator cell).



25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTL input buffer. Default Value: 0
23 : 21	DM7	The GPIO drive mode for IO pad 7. Default Value: 0
20 : 18	DM6	The GPIO drive mode for IO pad 6. Default Value: 0
17 : 15	DM5	The GPIO drive mode for IO pad 5. Default Value: 0
14 : 12	DM4	The GPIO drive mode for IO pad 4. Default Value: 0
11:9	DM3	The GPIO drive mode for IO pad 3. Default Value: 0
8:6	DM2	The GPIO drive mode for IO pad 2. Default Value: 0
5:3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0
2:0	DM0	The GPIO drive mode for IO pad 0. Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus. Default Value: 0

0x0: OFF:

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.

0x1: INPUT:

Mode 1: Output buffer off (high Z). Input buffer on.

0x2: 0_PU:

Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.

0x3: PD_1:

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

0x4: 0 Z:

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

0x5: Z_1:

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

0x6: 0_1:

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

0x7: PD_PU:

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.



6.1.31 GPIO_PRT3_INTR_CFG

Port interrupt configuration register

Address: 0x4004030C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W	R	W	R	W	R	W	
HW Access	R		R		R		R		
Name	EDGE3_	EDGE3_SEL [7:6]		SEL [5:4]	EDGE1_	EDGE1_SEL [3:2]		SEL [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access	R	W	R	W	R	W	R	W	
HW Access	R		F	R		R		R	
Name	EDGE7_SEL [15:14]		EDGE6_SEL [13:12]		EDGE5_SEL [11:10]		EDGE4_SEL [9:8]		
Bits	23	22	21	20	19	18	17	16	
SW Access		None		RW			RW		
HW Access		None		R			R		
Name		None [23:21]		FLT_SEL [20:18]			FLT_EDGE_SEL [17:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Same for the glitch filtered pin (selected by FLT_SELECT). Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
15 : 14	EDGE7_SEL	Sets which edge will trigger an IRQ for IO pad 7. Default Value: 0
13 : 12	EDGE6_SEL	Sets which edge will trigger an IRQ for IO pad 6. Default Value: 0



11 : 10	EDGE5_SEL	Sets which edge will trigger an IRQ for IO pad 5. Default Value: 0
9:8	EDGE4_SEL	Sets which edge will trigger an IRQ for IO pad 4. Default Value: 0
7:6	EDGE3_SEL	Sets which edge will trigger an IRQ for IO pad 3. Default Value: 0
5:4	EDGE2_SEL	Sets which edge will trigger an IRQ for IO pad 2. Default Value: 0
3:2	EDGE1_SEL	Sets which edge will trigger an IRQ for IO pad 1. Default Value: 0
1:0	EDGE0_SEL	Sets which edge will trigger an IRQ for IO pad 0. Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH:

Both rising and falling edges



6.1.32 GPIO_PRT3_INTR

Port interrupt status register

Address: 0x40040310 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	А	Α	Α	Α	Α	Α	Α	А
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access	ii .			None				RW1C
HW Access	ii .	None					А	
Name		None [15:9]						FLT_DATA
Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	PS_DATA7	PS_DATA6	PS_DATA5	PS_DATA4	PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0
Bits	31	30	29	28	27	26	25	24
SW Access	1			None				R
HW Access	1	None				W		
Name		None [31:25]				PS_FLT_DA TA		

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
23	PS_DATA7	Default Value: 0
22	PS_DATA6	Default Value: 0
21	PS_DATA5	Default Value: 0
20	PS_DATA4	Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	
		Default Value: 0
8	FLT_DATA	Deglitched interrupt pending (selected by FLT_SELECT). Default Value: 0



7	DATA7	Interrupt pending on IO pad 7. Firmware writes 1 to clear the interrupt. Default Value: 0
6	DATA6	Interrupt pending on IO pad 6. Firmware writes 1 to clear the interrupt. Default Value: 0
5	DATA5	Interrupt pending on IO pad 5. Firmware writes 1 to clear the interrupt. Default Value: 0
4	DATA4	Interrupt pending on IO pad 4. Firmware writes 1 to clear the interrupt. Default Value: 0
3	DATA3	Interrupt pending on IO pad 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on IO pad 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt. Default Value: 0



6.1.33 **GPIO_PRT3_PC2**

Port configuration register 2

Address: 0x40040318 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	INP_DIS7	INP_DIS6	INP_DIS5	INP_DIS4	INP_DIS3	INP_DIS2	INP_DIS1	INP_DISC
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name	1	None [31:24]						

Bits	Name	Description
7	INP_DIS7	Disables the input buffer for IO pad 7. Default Value: 0
6	INP_DIS6	Disables the input buffer for IO pad 6. Default Value: 0
5	INP_DIS5	Disables the input buffer for IO pad 5. Default Value: 0
4	INP_DIS4	Disables the input buffer for IO pad 4. Default Value: 0
3	INP_DIS3	Disables the input buffer for IO pad 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for IO pad 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0



0 INP_DIS0

Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver.

Default Value: 0



6.1.34 GPIO_PRT3_DR_SET

Port output data set register

Address: 0x40040340 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access				A	١			
Name		DATA [7:0]						
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '1'.



6.1.35 GPIO_PRT3_DR_CLR

Port output data clear register

Address: 0x40040344
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access				A	١			
Name		DATA [7:0]						
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '0'.



GPIO_PRT3_DR_INV 6.1.36

Port output data invert register

Address: 0x40040348 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access				A	١			
Name		DATA [7:0]						
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0').



6.1.37 **GPIO_PRT4_DR**

Port output data register Address: 0x40040400 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one		RW	RW	RW	RW
HW Access		No	one		RW	RW	RW	RW
Name		None	e [7:4]		DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	DATA3	IO pad 3 output data. Default Value: 0
2	DATA2	IO pad 2 output data. Default Value: 0
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0



6.1.38 **GPIO_PRT4_PS**

Port IO pad state register Address: 0x40040404 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None			R	R	R	R
HW Access		No	one		W	W	W	W
Name		None [7:4]				DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access	None							R
HW Access		None						
Name				None [15:9]				FLT_DAT/
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
3	DATA3	IO pad 3 state. Default Value: 0
2	DATA2	IO pad 2 state. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0
0	DATA0	IO pad 0 state: 1: Logic high, if the pin voltage is above the input buffer threshold, logic high. 0: Logic low, if the pin voltage is below that threshold, logic low. If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin. Default Value: 0



6.1.39 GPIO_PRT4_PC

Port configuration register

Address: 0x40040408
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
	1		3		3				
SW Access	R	W		RW			RW		
HW Access	F	R		R			R		
Name	DM2	DM2 [7:6]		DM1 [5:3]			DM0 [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None				RW		RW	
HW Access		None			R			R	
Name		None [15:12]			DM3 [11:9]			DM2	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	R	RW Noi			None RW RW				
HW Access	F	R Nor			None R R				
Name		PORT_IB_MODE_SEL None [2			[29:26]		PORT_SLO W	PORT_VT	

Bits Name Description

31:30 PORT_IB_MODE_SEL

This register is not applicable for PSoC 4700S.

This field selects the input buffer reference. The size (1 or 2 bits) and functionality is dependent on the IO cell.

For GPIOv2 IO cells, bit PORT_IB_MODE_SEL[1] is not used (GPIOv2 IO cell replaces GPIO IO cell):

"0"/"2": CMOS input buffer (PORT_VTRIP_SEL is '0'), LVTTL input buffer (PORT_VTRIP_SEL is '1')

"1"/"3": vcchib.

For GPIO_OVTv2 and SIOv2 IO cells:

"0": CMOS input buffer (PORT_VTRIP_SEL is '0'), LVTTL input buffer (PORT_VTRIP_SEL is '1')

For SIO IO cell, this field is present but not used as the SIO IO cell does not provide input buffer mode select functionality (SIOv2 IO cell will replace SIO IO cell, as soon as it is available). Default Value: 0

[&]quot;1": vcchib.

[&]quot;2": OVT.

[&]quot;3": Reference (possibly from reference generator cell).



25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTL input buffer. Default Value: 0
11 : 9	DM3	The GPIO drive mode for IO pad 3. Default Value: 0
8:6	DM2	The GPIO drive mode for IO pad 2. Default Value: 0
5:3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0
2:0	DM0	The GPIO drive mode for IO pad 0. Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus. Default Value: 0
		0x0: OFF:

0x1: INPUT: Mode 1: Outp

Mode 1: Output buffer off (high $\it Z$). Input buffer on.

0x2: 0_PU:

 $\label{eq:mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.}$

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.

0x3: PD_1

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

0x4: 0_Z:

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

0x5: Z_1

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

0x6: 0_1:

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

0x7: PD_PU:

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.



6.1.40 GPIO_PRT4_INTR_CFG

Port interrupt configuration register

Address: 0x4004040C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	RW		RW		RW		RW	
HW Access	F	?	F	R		२	R		
Name	EDGE3_	SEL [7:6]	EDGE2_	SEL [5:4]	EDGE1_SEL [3:2]		EDGE0_SEL [1:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access				No	one				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access		None		RW			RW		
HW Access		None			R		R		
Name		None [23:21]		F	LT_SEL [20:18	3]	FLT_EDGE_	SEL [17:16]	
Bits	31	30	29	28	27	26	25	24	
SW Access					None				
HW Access					None				
Name				None	[31:24]				

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Same for the glitch filtered pin (selected by FLT_SELECT). Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
7:6	EDGE3_SEL	Sets which edge will trigger an IRQ for IO pad 3. Default Value: 0
5:4	EDGE2_SEL	Sets which edge will trigger an IRQ for IO pad 2. Default Value: 0



3:2 EDGE1_SEL Sets which edge will trigger an IRQ for IO pad 1.

Default Value: 0

1:0 EDGE0_SEL Sets which edge will trigger an IRQ for IO pad 0.

Default Value: 0

0x0: DISABLE:

Disabled

0x1: RISING: Rising edge

0x2: FALLING: Falling edge

0x3: BOTH:

Both rising and falling edges



6.1.41 GPIO_PRT4_INTR

Port interrupt status register

Address: 0x40040410 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		No	ne		RW1C	RW1C	RW1C	RW1C		
HW Access		No	one		А	Α	Α	А		
Name		None	e [7:4]		DATA3	DATA2	DATA1	DATA0		
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:9]								
Bits	23	23 22 21 20				18	17	16		
SW Access		No	ne		R	R	R	R		
HW Access		No	one		W	W	W	W		
Name		None	[23:20]		PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0		
Bits	31	30	29	28	27	26	25	24		
SW Access				None				R		
HW Access		None								
Name				None [31:25]				PS_FLT_DA TA		

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	Default Value: 0
8	FLT_DATA	Deglitched interrupt pending (selected by FLT_SELECT). Default Value: 0
3	DATA3	Interrupt pending on IO pad 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on IO pad 2. Firmware writes 1 to clear the interrupt. Default Value: 0



1 DATA1 Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt.

Default Value: 0

0 DATA0 Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt.



6.1.42 **GPIO_PRT4_PC2**

Port configuration register 2

Address: 0x40040418 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None				RW	RW	RW	
HW Access		N	one		R	R	R	R	
Name		None [7:4]				INP_DIS2	INP_DIS1	INP_DIS0	
Bits	15	14	13	12	11	10	9	8	
SW Access				No	one				
HW Access				No	one				
Name				None	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
3	INP_DIS3	Disables the input buffer for IO pad 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for IO pad 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0
0	INP_DIS0	Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM!= 0 is required to use the output driver. Default Value: 0



6.1.43 GPIO_PRT4_DR_SET

Port output data set register

Address: 0x40040440
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW								
HW Access	A								
Name				DATA	A [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne				
HW Access				No	one				
Name				None	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne	'			
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access	None								
Name				None	[31:24]				

Bits Name Description

7 : 0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '1'.



6.1.44 GPIO_PRT4_DR_CLR

Port output data clear register

Address: 0x40040444
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access				F	\						
Name				DATA	[7:0]						
Bits	15	5 14 13 12 11 10 9 8									
SW Access				No	ne						
HW Access				No	ne						
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access			'	No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access	None										
Name				None [31:241						

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '0'.



6.1.45 GPIO_PRT4_DR_INV

Port output data invert register

Address: 0x40040448 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access				F	١					
Name				DATA	[7:0]					
Bits	15	15 14 13 12 11 10 9 8								
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31.241					

Bits Name Description

7:0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0').

7 High Speed IO Matrix (HSIOM) Registers



This section discusses the HSIOM common registers. It lists all the registers in mapping tables, in address order.

7.1 Register Details

Register Name	Address
HSIOM_PUMP_CTL	0x40022000



7.1.1 HSIOM_PUMP_CTL

Pump control

Address: 0x40022000 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None								
HW Access		None								
Name		None [7:1]								
Bits	15	15 14 13 12 11 10 9								
SW Access	None									
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access	RW				None			'		
HW Access	R				None					
Name	ENABLED				None [30:24]					

Bits	Name	Description
31	ENABLED	Pump enabled: '0': Disabled. '1': Enabled. Default Value: 0
0	CLOCK_SEL	Clock select: '0': External clock. '1': Internal clock (deprecated). Default Value: 0

8 HSIOM - Port Specific Registers



This section discusses the HSIOM Port Specific registers. It lists all the registers in mapping tables, in address order.

8.1 Register Details

Register Name	Address
HSIOM_PORT_SEL0	0x40020000
HSIOM_PORT_SEL1	0x40020100
HSIOM_PORT_SEL2	0x40020200
HSIOM_PORT_SEL3	0x40020300
HSIOM_PORT_SEL4	0x40020400



8.1.1 HSIOM_PORT_SEL0

Port selection register Address: 0x40020000 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW			RW				
HW Access		R'	W			R	W	
Name		IO1_SE	EL [7:4]			IO0_SI	EL [3:0]	
Bits	15 14 13 12			11	10	9	8	
SW Access	RW					R	W	
HW Access	RW				RW			
Name	IO3_SEL [15:12]			IO2_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16
SW Access		R'	W		RW			
HW Access		R'	W		RW			
Name		IO5_SEI	L [23:20]		IO4_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	RW			RW				
HW Access	RW			RW				
Name		IO7_SEI	L [31:28]		IO6_SEL [27:24]			

Bits	Name	Description
31 : 28	IO7_SEL	Selects connection for IO pad 7 route. Default Value: 0
27 : 24	IO6_SEL	Selects connection for IO pad 6 route. Default Value: 0
23 : 20	IO5_SEL	Selects connection for IO pad 5 route. Default Value: 0
19 : 16	IO4_SEL	Selects connection for IO pad 4 route. Default Value: 0
15 : 12	IO3_SEL	Selects connection for IO pad 3 route. Default Value: 0
11 : 8	IO2_SEL	Selects connection for IO pad 2 route. Default Value: 0
7:4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3:0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0



0x0: GPIO:

SW controlled GPIO.

0x1: GPIO_DSI:

SW controlled "out", DSI controlled "oe_n".

0x2: DSI_DSI:

DSI controlled "out" and "oe_n".

0x3: DSI_GPIO:

DSI controlled "out", SW controlled "oe_n".

0x4: CSD_SENSE:

CSD sense connection (analog mode)

0x5: CSD_SHIELD:

CSD shield connection (analog mode)

0x6: AMUXA:

AMUXBUS A connection.

0x7: AMUXB:

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD_CONTROL, "oe_n" is connected to "!csd_charge" signal (and IO pad is also still connected to AMUXBUS B).

0x8: ACT_0:

Chip specific Active source 0 connection.

0x9: ACT_1:

Chip specific Active source 1 connection.

0xa: ACT_2:

Chip specific Active source 2 connection.

0xb: ACT_3:

Chip specific Active source 3 connection.

0xc: LCD_COM:

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

0xc: DS_0

Chip specific DeepSleep source 0 connection.

0xd: LCD_SEG:

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

0xd: DS_1:

Chip specific DeepSleep source 1 connection.

0xe: DS 2:

Chip specific DeepSleep source 2 connection.

0xf: DS_3:

Chip specific DeepSleep source 3 connection.



8.1.2 HSIOM_PORT_SEL1

Port selection register Address: 0x40020100 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R	W		RW			
HW Access		R ¹	W			R	W	
Name		IO1_SE	EL [7:4]			IO0_S	EL [3:0]	
Bits	15 14 13 12				11	10	9	8
SW Access	RW					R	W	
HW Access	RW				RW			
Name	IO3_SEL [15:12]			IO2_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16
SW Access		R	W		RW			
HW Access		R\	W		RW			
Name		IO5_SEI	L [23:20]		IO4_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	RW			RW				
HW Access	RW			RW				
Name		IO7_SEI	L [31:28]		IO6_SEL [27:24]			

Bits	Name	Description
31 : 28	IO7_SEL	Selects connection for IO pad 7 route. Default Value: 0
27 : 24	IO6_SEL	Selects connection for IO pad 6 route. Default Value: 0
23 : 20	IO5_SEL	Selects connection for IO pad 5 route. Default Value: 0
19 : 16	IO4_SEL	Selects connection for IO pad 4 route. Default Value: 0
15 : 12	IO3_SEL	Selects connection for IO pad 3 route. Default Value: 0
11 : 8	IO2_SEL	Selects connection for IO pad 2 route. Default Value: 0
7:4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3:0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0



0x0: GPIO:

SW controlled GPIO.

0x1: GPIO_DSI:

SW controlled "out", DSI controlled "oe_n".

0x2: DSI DSI:

DSI controlled "out" and "oe_n".

0x3: DSI_GPIO:

DSI controlled "out", SW controlled "oe_n".

0x4: CSD_SENSE:

CSD sense connection (analog mode)

0x5: CSD_SHIELD:

CSD shield connection (analog mode)

0x6: AMUXA:

AMUXBUS A connection.

0x7: AMUXB:

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD_CONTROL, "oe_n" is connected to "!csd_charge" signal (and IO pad is also still connected to AMUXBUS B).

0x8: ACT_0:

Chip specific Active source 0 connection.

0x9: ACT_1:

Chip specific Active source 1 connection.

0xa: ACT_2:

Chip specific Active source 2 connection.

0xb: ACT_3:

Chip specific Active source 3 connection.

0xc: LCD_COM:

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

Over DS O

Chip specific DeepSleep source 0 connection.

0xd: LCD_SEG:

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

0xd: DS_1:

Chip specific DeepSleep source 1 connection.

0xe: DS 2:

Chip specific DeepSleep source 2 connection.

0xf: DS_3:

Chip specific DeepSleep source 3 connection.



8.1.3 HSIOM_PORT_SEL2

Port selection register Address: 0x40020200 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R\	W		RW			
HW Access		R\	W			R	W	
Name		IO1_SE	EL [7:4]			IO0_SI	EL [3:0]	
Bits	15 14 13 12			11	10	9	8	
SW Access	RW					R	W	
HW Access	RW				RW			
Name	IO3_SEL [15:12]			IO2_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16
SW Access		R\	W		RW			
HW Access		R\	W		RW			
Name		IO5_SEL	_ [23:20]		IO4_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	RW			RW				
HW Access	RW			RW				
Name		IO7_SEL	[31:28]		IO6_SEL [27:24]			

Bits	Name	Description
31 : 28	IO7_SEL	Selects connection for IO pad 7 route. Default Value: 0
27 : 24	IO6_SEL	Selects connection for IO pad 6 route. Default Value: 0
23 : 20	IO5_SEL	Selects connection for IO pad 5 route. Default Value: 0
19 : 16	IO4_SEL	Selects connection for IO pad 4 route. Default Value: 0
15 : 12	IO3_SEL	Selects connection for IO pad 3 route. Default Value: 0
11 : 8	IO2_SEL	Selects connection for IO pad 2 route. Default Value: 0
7:4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3:0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0



0x0: GPIO:

SW controlled GPIO.

0x1: GPIO_DSI:

SW controlled "out", DSI controlled "oe_n".

0x2: DSI DSI:

DSI controlled "out" and "oe_n".

0x3: DSI_GPIO:

DSI controlled "out", SW controlled "oe_n".

0x4: CSD_SENSE:

CSD sense connection (analog mode)

0x5: CSD_SHIELD:

CSD shield connection (analog mode)

0x6: AMUXA:

AMUXBUS A connection.

0x7: AMUXB:

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD_CONTROL, "oe_n" is connected to "!csd_charge" signal (and IO pad is also still connected to AMUXBUS B).

0x8: ACT_0:

Chip specific Active source 0 connection.

0x9: ACT_1:

Chip specific Active source 1 connection.

0xa: ACT_2:

Chip specific Active source 2 connection.

0xb: ACT_3:

Chip specific Active source 3 connection.

0xc: LCD_COM:

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

Over DS O

Chip specific DeepSleep source 0 connection.

0xd: LCD_SEG:

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

0xd: DS_1:

Chip specific DeepSleep source 1 connection.

0xe: DS 2:

Chip specific DeepSleep source 2 connection.

0xf: DS_3:

Chip specific DeepSleep source 3 connection.



8.1.4 HSIOM_PORT_SEL3

Port selection register Address: 0x40020300 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW			RW				
HW Access		R'	W			R	W	
Name		IO1_SE	EL [7:4]			IO0_SI	EL [3:0]	
Bits	15 14 13 12			11	10	9	8	
SW Access	RW					R	W	
HW Access	RW				RW			
Name	IO3_SEL [15:12]			IO2_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16
SW Access		R'	W		RW			
HW Access		R'	W		RW			
Name		IO5_SEI	L [23:20]		IO4_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	RW			RW				
HW Access	RW			RW				
Name		IO7_SEI	L [31:28]		IO6_SEL [27:24]			

Bits	Name	Description
31 : 28	IO7_SEL	Selects connection for IO pad 7 route. Default Value: 0
27 : 24	IO6_SEL	Selects connection for IO pad 6 route. Default Value: 0
23 : 20	IO5_SEL	Selects connection for IO pad 5 route. Default Value: 0
19 : 16	IO4_SEL	Selects connection for IO pad 4 route. Default Value: 0
15 : 12	IO3_SEL	Selects connection for IO pad 3 route. Default Value: 0
11 : 8	IO2_SEL	Selects connection for IO pad 2 route. Default Value: 0
7:4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3:0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0



0x0: GPIO:

SW controlled GPIO.

0x1: GPIO_DSI:

SW controlled "out", DSI controlled "oe_n".

0x2: DSI_DSI:

DSI controlled "out" and "oe_n".

0x3: DSI_GPIO:

DSI controlled "out", SW controlled "oe_n".

0x4: CSD_SENSE:

CSD sense connection (analog mode)

0x5: CSD_SHIELD:

CSD shield connection (analog mode)

0x6: AMUXA:

AMUXBUS A connection.

0x7: AMUXB:

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD_CONTROL, "oe_n" is connected to "!csd_charge" signal (and IO pad is also still connected to AMUXBUS B).

0x8: ACT_0:

Chip specific Active source 0 connection.

0x9: ACT_1:

Chip specific Active source 1 connection.

0xa: ACT_2:

Chip specific Active source 2 connection.

0xb: ACT_3:

Chip specific Active source 3 connection.

0xc: LCD_COM:

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

Over DS O

Chip specific DeepSleep source 0 connection.

0xd: LCD_SEG:

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

0xd: DS_1:

Chip specific DeepSleep source 1 connection.

0xe: DS 2:

Chip specific DeepSleep source 2 connection.

0xf: DS_3:

Chip specific DeepSleep source 3 connection.



8.1.5 HSIOM_PORT_SEL4

Port selection register Address: 0x40020400 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R'	W			R	W	
HW Access		R'	W			R'	W	
Name		IO1_SE	EL [7:4]			IO0_SE	EL [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access	RW					R	W	
HW Access	RW				RW			
Name	IO3_SEL [15:12]			IO2_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
15 : 12	IO3_SEL	Selects connection for IO pad 3 route. Default Value: 0
11 : 8	IO2_SEL	Selects connection for IO pad 2 route. Default Value: 0
7:4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3:0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0
		0x0: GPIO: SW controlled GPIO.
		0x1: GPIO_DSI: SW controlled "out", DSI controlled "oe_n".
		0x2: DSI_DSI: DSI controlled "out" and "oe_n".
		0x3: DSI_GPIO: DSI controlled "out", SW controlled "oe_n".



0x4: CSD_SENSE:

CSD sense connection (analog mode)

0x5: CSD_SHIELD:

CSD shield connection (analog mode)

0x6: AMUXA:

AMUXBUS A connection.

0x7: AMUXB:

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD_CONTROL, "oe_n" is connected to "!csd_charge" signal (and IO pad is also still connected to AMUXBUS B).

0x8: ACT_0:

Chip specific Active source 0 connection.

0x9: ACT_1:

Chip specific Active source 1 connection.

0xa: ACT_2:

Chip specific Active source 2 connection.

0xb: ACT 3:

Chip specific Active source 3 connection.

0xc: LCD_COM:

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

0xc: DS_0:

Chip specific DeepSleep source 0 connection.

0xd: LCD_SEG:

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

0xd: DS 1:

Chip specific DeepSleep source 1 connection.

0xe: DS_2:

Chip specific DeepSleep source 2 connection.

0xf: DS_3:

Chip specific DeepSleep source 3 connection.

9 LCD Registers



This section discusses the LCD registers. It lists all the registers in mapping tables, in address order.

9.1 Register Details

Register Name	Address
LCD_ID	0x400A0000
LCD_DIVIDER	0x400A0004
LCD_CONTROL	0x400A0008
LCD_DATA00	0x400A0100
LCD_DATA01	0x400A0104
LCD_DATA02	0x400A0108
LCD_DATA03	0x400A010C
LCD_DATA04	0x400A0110
LCD_DATA10	0x400A0200
LCD_DATA11	0x400A0204
LCD_DATA12	0x400A0208
LCD_DATA13	0x400A020C
LCD_DATA14	0x400A0210



9.1.1 LCD_ID

ID & Revision

Address: 0x400A0000 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				F	₹			<u>.</u>
HW Access				No	ne			
Name				ID [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	ID [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	₹			
HW Access				No	ne			
Name	REVISION [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access		None						
Name				REVISIO	N [31·24]			

Bits	Name	Description
31 : 16	REVISION	the version number is 0x0001 Default Value: 1
15 : 0	ID	the ID of LCD controller peripheral is 0xF0F0 Default Value: 61680



9.1.2 LCD_DIVIDER

LCD Divider Register
Address: 0x400A0004
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				SUBFR_	DIV [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W			
HW Access	R							
Name	SUBFR_DIV [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name	DEAD_DIV [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name				DEAD_D	IV [31:24]			

Bits	Name	Description
31 : 16	DEAD_DIV	Length of the dead time period in cycles. When set to zero, no dead time period exists. Default Value: 0
15:0	SUBFR_DIV	Input clock frequency divide value, to generate the 1/4 sub-frame period. The sub-frame period is 4*(SUBFR_DIV+1) cycles long. Default Value: 0



9.1.3 LCD_CONTROL

LCD Configuration Register

Address: 0x400A0008 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	R	RW		RW	RW	RW	RW
HW Access	None	I	₹	R	R	R	R	R
Name	None	BIAS [6:5]		OP_MODE	TYPE	LCD_MOD E	HS_EN	LS_EN
Bits	15	14	13	12	11	10	9	8
SW Access		None				R	W	
HW Access	None				R			
Name	None [15:12]				COM_NUM [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access	R				None			
HW Access	W	None						
Name	LS_EN_ST AT				None [30:24]			

Bits Name Description

31 LS_EN_STAT

LS enable status bit. This bit is a copy of LS_EN that is synchronized to the low speed clock domain and back to the system clock domain. Firmware can use this bit to observe whether LS_EN has taken effect in the low speed clock domain. Firmware should never change the configuration for the LS generator without ensuring this bit is 0.

The following procedure should be followed to disable the LS generator:

- 1. If LS_EN=0 we are done. Exit the procedure.
- 2. Check that LS_EN_STAT=1. If not, wait until it is. This will catch the case of a recent enable (LS_EN=1) that has not taken effect yet.
- 3. Set LS_EN=0.
- 4. Wait until LS_EN_STAT=0.



11 : 8	COM_NUM	The number of COM connections minus 2. So: 0: 2 COM's 1: 3 COM's
		13: 15 COM's 14: 16 COM's 15: undefined Default Value: 0
6:5	BIAS	PWM bias selection Default Value: 0
		0x0: HALF: 1/2 Bias
		0x1: THIRD: 1/3 Bias
		0x2: FOURTH: 1/4 Bias (not supported by LS generator)
		0x3: FIFTH: 1/5 Bias (not supported by LS generator)
4	OP_MODE	Driving mode configuration Default Value: 0
		0x0: PWM: PWM Mode
		0x1: CORRELATION: Digital Correlation Mode
3	TYPE	LCD driving waveform type configuration. Default Value: 0
		0x0: TYPE_A: Type A - Each frame addresses each COM pin only once with a balanced (DC=0) waveform.
		0x1: TYPE_B: Type B - Each frame addresses each COM pin twice in sequence with a positive and negative waveform that together are balanced (DC=0).
2	LCD_MODE	HS/LS Mode selection Default Value: 0
		0x0: LS: Select Low Speed (32kHz) Generator (Works in Active, Sleep and DeepSleep power modes).
		0x1: HS: Select High Speed (system clock) Generator (Works in Active and Sleep power modes only).
1	HS_EN	High speed (HS) generator enable 1: enable 0: disable Default Value: 0
0	LS_EN	Low speed (LS) generator enable 1: enable 0: disable Default Value: 0



9.1.4 LCD_DATA00

LCD Pin Data Registers Address: 0x400A0100 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W		'	
HW Access	R							
Name	DATA [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name	DATA [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name				DATA	31:241			

Bits	Name	Description
31:0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0



9.1.5 LCD_DATA01

LCD Pin Data Registers Address: 0x400A0104 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W			
HW Access		R						
Name		DATA [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access			'	R	W			
HW Access				F	₹			
Name				DATA	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				R	W			
HW Access				F	?			
Name				DATA	31:241			

Bits	Name	Description
31:0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0



9.1.6 LCD_DATA02

LCD Pin Data Registers Address: 0x400A0108 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W		'	
HW Access		R						
Name		DATA [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				R	W			
HW Access				F	₹			
Name				DATA	31:241			

Bits	Name	Description
31:0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0



9.1.7 LCD_DATA03

LCD Pin Data Registers Address: 0x400A010C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	?			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W			
HW Access		R						
Name		DATA [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	N			
HW Access				F	?			
Name				DATA	23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				R	W			
HW Access				F	₹			
Name				DATA	31.241			

Bits	Name	Description
31:0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0



9.1.8 LCD_DATA04

LCD Pin Data Registers
Address: 0x400A0110
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W		'	
HW Access		R						
Name		DATA [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				R	W			
HW Access				F	₹			
Name				DATA	31:241			

Bits	Name	Description
31:0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0



9.1.9 LCD_DATA10

LCD Pin Data Registers Address: 0x400A0200 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W		'	
HW Access		R						
Name		DATA [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				R	W			
HW Access				F	₹			
Name				DATA	31:241			

Bits	Name	Description
31:0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0



9.1.10 LCD_DATA11

LCD Pin Data Registers Address: 0x400A0204 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W		'	
HW Access		R						
Name		DATA [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				R	W			
HW Access				F	₹			
Name				DATA	31:241			

Bits	Name	Description
31:0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0



9.1.11 LCD_DATA12

LCD Pin Data Registers Address: 0x400A0208 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	?			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		R						
Name	DATA [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				R	N			
HW Access				F	?			
Name				DATA	23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				R	W			
HW Access	R							
Name				DATA	31.241			

Bits	Name	Description
31:0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0



9.1.12 LCD_DATA13

LCD Pin Data Registers Address: 0x400A020C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		R						
Name	DATA [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		RW						
HW Access	R							
Name				DATA	31:241			

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb).
		Default Value: 0



9.1.13 LCD_DATA14

LCD Pin Data Registers Address: 0x400A0210 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		R						
Name	DATA [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				DATA	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		RW						
HW Access	R							
Name				DATA	31:241			

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb).
		Default Value: 0

10 Low Power Comparator (LPCOMP) Registers



This section discusses the LPCOMP registers. It lists all the registers in mapping tables, in address order.

10.1 Register Details

Register Name	Address
LPCOMP_ID	0x400C0000
LPCOMP_CONFIG	0x400C0004
LPCOMP_INTR	0x400C0010
LPCOMP_INTR_SET	0x400C0014
LPCOMP_INTR_MASK	0x400C0018
LPCOMP_INTR_MASKED	0x400C001C
LPCOMP_TRIM1	0x400CFF00
LPCOMP_TRIM2	0x400CFF04
LPCOMP_TRIM3	0x400CFF08
LPCOMP_TRIM4	0x400CFF0C



10.1.1 LPCOMP_ID

ID & Revision

Address: 0x400C0000
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				F	?			
HW Access				No	ne			
Name				ID [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		None						
Name	ID [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access			'	F	?			
HW Access				No	ne			
Name				REVISIO	N [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				F	?			
HW Access	None							
Name				REVISIO	N [31:24]			

Bits	Name	Description
31 : 16	REVISION	the version number is 0x0001 Default Value: 1
15:0	ID	the ID of LPCOMP peripheral is 0xE0E0 Default Value: 57568



10.1.2 LPCOMP_CONFIG

LPCOMP Configuration Register

Address: 0x400C0004 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW	R	R	W	RW	RW	R	W	
HW Access	R	RW	ı	R		R	F	R	
Name	ENABLE1	OUT1	INTTYF	PE1 [5:4]	FILTER1	HYST1	MODE	1 [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access	RW	R	R	W	RW	RW	R	W	
HW Access	R	RW	R R R		R				
Name	ENABLE2	OUT2	INTTYPE2 [13:12] FILTER2 HYST2		HYST2	MODE2 [9:8]			
Bits	23	22	21	20	19	18	17	16	
SW Access	No	ne	RW	RW	None R		RW	RW	
HW Access	No	one	R	R	No	ne	R	R	
Name	None	[23:22]	DSI_LEVEL 2	DSI_BYPAS S2	None	[19:18]	DSI_LEVEL 1	DSI_BYPAS S1	
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None [[31:24]				

Bits	Name	Description
21	DSI_LEVEL2	Reserved bit - It should be set to 0. Default Value: 0
20	DSI_BYPASS2	Reserved bit - It should be set to 0. Default Value: 0
17	DSI_LEVEL1	Reserved bit - It should be set to 0. Default Value: 0
16	DSI_BYPASS1	Reserved bit - It should be set to 0. Default Value: 0
15	ENABLE2	Enable Comparator 1 Default Value: 0
14	OUT2	Current output value of the Comparator 1 Default Value: 0
13 : 12	INTTYPE2	Sets which edge in the Comparator 1 output triggers an interrupt Default Value: 0



(continued)

(00111111111111111111111111111111111111	•,	
		0x0: DISABLE: Disabled, no interrupts will be generated
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
11	FILTER2	Reserved bit - It should be set to 0. Default Value: 0
10	HYST2	10mV hysteresis for Comparator 1 0: Enable Hysteresis 1: Disable Hysteresis Default Value: 0
9:8	MODE2	Sets the operating mode for Comparator 1 Default Value: 0
		0x0: SLOW: Slow operating mode
		0x1: FAST: Fast operating mode (Highest block current)
		0x2: ULP: Ultra low power operating mode (lowest block current)
7	ENABLE1	Enable Comparator 0 Default Value: 0
6	OUT1	Current output value of the Comparator 0 Default Value: 0
5:4	INTTYPE1	Sets which edge in the Comparator 0 output triggers an interrupt Default Value: 0
		0x0: DISABLE: Disabled, no interrupts will be generated
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
3	FILTER1	Reserved bit - It should be set to 0. Default Value: 0
2	HYST1	10mV hysteresis for Comparator 0 0: Enable Hysteresis 1: Disable Hysteresis Default Value: 0
1:0	MODE1	Sets the operating mode for Comparator 0 Default Value: 0
		0x0: SLOW: Slow operating mode



(continued)

0x1: FAST:

Fast operating mode (Highest block current)

0x2: ULP:

Ultra low power operating mode (lowest block current)



10.1.3 LPCOMP_INTR

LPCOMP Interrupt request register

Address: 0x400C0010 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access			RW1C	RW1C					
HW Access			No	one			RW1S	RW1S	
Name		None [7:2]						COMP1	
Bits	15	15 14 13 12 11 10							
SW Access				No	ne				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne		'		
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access		None							
Name				None	31:24]				

Bits	Name	Description
1	COMP2	Comparator 1 Interrupt: Hardware sets this bit when comparator 1 triggers. Write with '1' to clear bit. Default Value: 0
0	COMP1	Comparator 0 Interrupt: Hardware sets this bit when comparator 0 triggers. Write with '1' to clear bit. Default Value: 0



10.1.4 LPCOMP_INTR_SET

LPCOMP Interrupt set register

Address: 0x400C0014 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None							
HW Access			No	ne			А	Α	
Name		None [7:2]							
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
1	COMP2	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	COMP1	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



10.1.5 LPCOMP_INTR_MASK

LPCOMP Interrupt request mask

Address: 0x400C0018 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			RW	RW						
HW Access			No	ne			R	R		
Name			None	[7:2]			COMP2_M ASK	COMP1_M ASK		
Bits	15	14	9	8						
SW Access				No	ne					
HW Access		None								
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name				None	[31:24]					

Bits	Name	Description
1	COMP2_MASK	Interrupt mask bit for Comparator 1 Default Value: 0
0	COMP1_MASK	Interrupt mask bit for Comparator 0 Default Value: 0



10.1.6 LPCOMP_INTR_MASKED

LPCOMP Interrupt request masked

Address: 0x400C001C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access			R	R					
HW Access			No	ne			W	W	
Name		None [7:2] COMP2_M COMP1_ ASKED ASKED							
Bits	15	15 14 13 12 11 10							
SW Access				No	ne				
HW Access		None							
Name				None	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne		'		
HW Access				No	ne				
Name				None	[31:24]				

Bits	Name	Description
1	COMP2_MASKED	Logical AND of the Comparator 1 interrupt request register bit and the interrupt mask bit. Default Value: 0
0	COMP1_MASKED	Logical AND of the Comparator 0 interrupt request register bit and the interrupt mask bit. Default Value: 0



10.1.7 LPCOMP_TRIM1

LPCOMP Trim Register
Address: 0x400CFF00
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None		RW					
HW Access		None		R					
Name		None [7:5]		COMP1_TRIMA [4:0]					
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne				
HW Access		None							
Name				None	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None [31:241				

Bits Name Description

4:0 COMP1_TRIMA

Trim A for Comparator 0. These bits are used to correct/trim the comparator offset (Coarse tuning bits)

Trim A bits[3:0] control the amount of offset and Trim A bits[4] controls the polarity of offset ('1' indicates positive offset and '0' indicates negative offset). Default Value: 0



10.1.8 LPCOMP_TRIM2

LPCOMP Trim Register
Address: 0x400CFF04
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None		RW					
HW Access		None		R					
Name		None [7:5]		COMP1_TRIMB [4:0]					
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None [31:241				

Bits	Name	Description
------	------	-------------

4:0 COMP1_TRIMB

Trim B for Comparator 0. These bits are used to correct/trim the comparator offset (fine tuning bits). These bits must be tuned after tuning Trim A bits for the comparator. Default Value: 0



10.1.9 LPCOMP_TRIM3

LPCOMP Trim Register Address: 0x400CFF08 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None		RW					
HW Access		None		R					
Name		None [7:5]		COMP2_TRIMA [4:0]					
Bits	15	14	13	12 11 10 9				8	
SW Access				No	ne				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None [31:24]				

Bits Name Description

4:0 COMP2_TRIMA

Trim A for Comparator 1. These bits are used to correct/trim the comparator offset (Coarse tuning bits)

Trim A bits[3:0] control the amount of offset and Trim A bits[4] controls the polarity of offset ('1' indicates positive offset and '0' indicates negative offset). Default Value: 0



10.1.10 LPCOMP_TRIM4

LPCOMP Trim Register
Address: 0x400CFF0C
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None		RW					
HW Access		None			R				
Name		None [7:5]			CC	MP2_TRIMB [4:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name			None [31:24]						

Bits	Name	Description
------	------	-------------

4:0 COMP2_TRIMB

Trim B for Comparator 1. These bits are used to correct/trim the comparator offset (fine tuning bits). These bits must be tuned after tuning Trim A bits for the comparator. Default Value: 0

11 Peripheral Interconnect (PERI) Registers



This section discusses the Clock Dividers and Peripheral Interconnect (PERI) registers. It lists all the registers in mapping tables, in address order.

11.1 Register Details

Register Name	Address
PERI_DIV_CMD	0x40010000
PERI_PCLK_CTL0	0x40010100
PERI_PCLK_CTL1	0x40010104
PERI_PCLK_CTL2	0x40010108
PERI_PCLK_CTL3	0x4001010C
PERI_PCLK_CTL4	0x40010110
PERI_PCLK_CTL5	0x40010114
PERI_PCLK_CTL6	0x40010118
PERI_PCLK_CTL7	0x4001011C
PERI_PCLK_CTL8	0x40010120
PERI_PCLK_CTL9	0x40010124
PERI_PCLK_CTL10	0x40010128
PERI_DIV_16_CTL0	0x40010300
PERI_DIV_16_CTL1	0x40010304
PERI_DIV_16_CTL2	0x40010308
PERI_DIV_16_CTL3	0x4001030C
PERI_DIV_16_CTL4	0x40010310
PERI_DIV_16_CTL5	0x40010314
PERI_DIV_16_5_CTL0	0x40010400
PERI_DIV_16_5_CTL1	0x40010404
PERI_TR_CTL	0x40010600



11.1.1 PERI_DIV_CMD

Divider command register

Address: 0x40010000
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	W		RW				
HW Access	F	२				R		
Name	SEL_TY	'PE [7:6]			SEL_C	OIV [5:0]		
Bits	15	14	13	12	11	10	9	8
SW Access	RW				R	W		
HW Access	R			R				
Name	PA_SEL_TYPE [15:14]		15:14] PA_SEL_DIV [13:8]					
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	RW1C	RW1C	None					
Name	ENABLE	DISABLE		None [29:24]				

Bits	Name		
31	ENABLE		

Clock divider enable command (mutually exclusive with DISABLE). Typically, SW sets this field to '1' to enable a divider and HW sets this field to '0' to indicate that divider enabling has completed. When a divider is enabled, its integer and fractional (if present) counters are initialized to "0". If a divider is to be re-enabled using different integer and fractional divider values, the SW should follow these steps:

- 0: Disable the divider using the DIV_CMD.DISABLE field.
- 1: Configure the divider's DIV_XXX_CTL register.
- 2: Enable the divider using the DIV_CMD_ENABLE field.

The SEL_DIV and SEL_TYPE fields specify which divider is to be enabled. The enabled divider may be phase aligned to either "clk_hf" (typical usage) or to ANY enabled divider.

The PA_SEL_DIV and P_SEL_TYPE fields specify the reference divider.

The HW sets the ENABLE field to '0' when the enabling is performed and the HW set the DIV_XXX_CTL.EN field of the divider to '1' when the enabling is performed. Note that enabling with phase alignment to a low frequency divider takes time. E.g. To align to a divider that generates a clock of "clk_hf"/n (with n being the integer divider value INT_DIV+1), up to n cycles may be required to perform alignment. Phase alignment to "clk_hf" takes affect immediately. SW can set this field to '0' during phase alignment to abort the enabling process. Default Value: 0

PSoC 4700S Family PSoC 4 Registers TRM, Document No. 002-21341 Rev. **

Description



(continued)

30	DISABLE	Clock divider disable command (mutually exlusive with ENABLE). SW sets this field to '1' and HW sets this field to '0'.
		The SEL_DIV and SEL_TYPE fields specify which divider is to be disabled.
		The HW sets the DISABLE field to '0' immediately and the HW sets the DIV_XXX_CTL.EN field of the divider to '0' immediately. Default Value: 0
15:14	PA_SEL_TYPE	Specifies the divider type of the divider to which phase alignment is performed for the clock enable command: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
13 : 8	PA_SEL_DIV	(PA_SEL_TYPE, PA_SEL_DIV) pecifies the divider to which phase alignment is performed for the clock enable command. Any enabled divider can be used as reference. This allows all dividers to be aligned with each other, even when they are enabled at different times.
		If PA_SEL_DIV is "63" and "PA_SEL_TYPE" is "3", "clk_hf" is used as reference. Default Value: 63
7:6	SEL_TYPE	Specifies the divider type of the divider on which the command is performed: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
5:0	SEL_DIV	(SEL_TYPE, SEL_DIV) specifies the divider on which the command (DISABLE/ENABLE) is performed.
		If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock signal(s) are generated. Default Value: 63



11.1.2 PERI_PCLK_CTL0

Programmable clock control register

Address: 0x40010100
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None			RW		
HW Access	F	₹		None			R		
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne	'	'		
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
7:6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.3 PERI_PCLK_CTL1

Programmable clock control register

Address: 0x40010104 Retention: Retained

Bits

Name

Bits	7	6	5	4	3	2	1	0
SW Access	R'	W	None			RW		
HW Access	F	₹		None			R	
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]	
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne		'	
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	31:24]			

	·
SEL_TYPE	Specifies divider type:
	0: 8.0 (integer) clock dividers.
	1: 16.0 (integer) clock dividers.
	2: 16.5 (fractional) clock dividers.
	3: 24.5 (fractional) clock dividers.
	Default Value: 3
SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.
	_

Description

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.4 PERI_PCLK_CTL2

Programmable clock control register

Address: 0x40010108 Retention: Retained

Bits

Name

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None			RW		
HW Access	F	₹		None			R		
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne	'	'		
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	[31:24]				

		•
7:6	SEL_TYPE	Specifies divider type:
		0: 8.0 (integer) clock dividers.
		1: 16.0 (integer) clock dividers.
		2: 16.5 (fractional) clock dividers.
		3: 24.5 (fractional) clock dividers.
		Default Value: 3
2:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

Description

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.5 PERI_PCLK_CTL3

Programmable clock control register

Address: 0x4001010C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None			RW		
HW Access	F	₹		None			R		
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access				No	one				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne	'			
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
7:6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.6 PERI_PCLK_CTL4

Programmable clock control register

Address: 0x40010110
Retention: Retained

Bits

Name

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None			RW		
HW Access	F	₹		None			R		
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access				No	ne				
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne		'		
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	31:24]				

		•
7:6	SEL_TYPE	Specifies divider type:
		0: 8.0 (integer) clock dividers.
		1: 16.0 (integer) clock dividers.
		2: 16.5 (fractional) clock dividers.
		3: 24.5 (fractional) clock dividers.
		Default Value: 3
2:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

Description

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.7 PERI_PCLK_CTL5

Programmable clock control register

Address: 0x40010114
Retention: Retained

Bits

Name

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None			RW		
HW Access	F	₹		None			R		
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne	'	'		
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	[31:24]				

		•
7:6	SEL_TYPE	Specifies divider type:
		0: 8.0 (integer) clock dividers.
		1: 16.0 (integer) clock dividers.
		2: 16.5 (fractional) clock dividers.
		3: 24.5 (fractional) clock dividers.
		Default Value: 3
2:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

Description

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.8 PERI_PCLK_CTL6

Programmable clock control register

Address: 0x40010118 Retention: Retained

Bits	7	6	5	5 4 3 2 1					
SW Access	R'	W		None			RW		
HW Access	F	₹		None			R		
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]	l	
Bits	15	14	13	12	11	10	9	8	
SW Access				No	one				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
7:6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.9 PERI_PCLK_CTL7

Programmable clock control register

Address: 0x4001011C Retention: Retained

Bits

Name

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None			RW		
HW Access	F	?		None			R		
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access				No	ne				
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	31:241				

	·
SEL_TYPE	Specifies divider type:
	0: 8.0 (integer) clock dividers.
	1: 16.0 (integer) clock dividers.
	2: 16.5 (fractional) clock dividers.
	3: 24.5 (fractional) clock dividers.
	Default Value: 3
SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.
	_

Description

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.10 PERI_PCLK_CTL8

Programmable clock control register

Address: 0x40010120 Retention: Retained

Bits

Name

Bits	7	6	5	4	3	2	1	0
SW Access	R	W		None		RW		
HW Access	F	₹		None			R	
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]	
Bits	15	15 14 13 12 11 10					9	8
SW Access				No	ne			
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None [31:24]			

		•
7:6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers.
		1: 16.0 (integer) clock dividers.
		2: 16.5 (fractional) clock dividers.
		3: 24.5 (fractional) clock dividers.
		Default Value: 3
2:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

Description

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.11 PERI_PCLK_CTL9

Programmable clock control register

Address: 0x40010124 Retention: Retained

Bits

Name

Bits	7	6	5 4 3 2 1						
SW Access	R'	W		None			RW		
HW Access	F	₹		None		R			
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]	l	
Bits	15	5 14 13 12 11 10 9					9	8	
SW Access		None							
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	[31:24]				

7:6	SEL_TYPE	Specifies divider type:
		0: 8.0 (integer) clock dividers.
		1: 16.0 (integer) clock dividers.
		2: 16.5 (fractional) clock dividers.
		3: 24.5 (fractional) clock dividers.
		Default Value: 3
2:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

Description

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.12 PERI_PCLK_CTL10

Programmable clock control register

Address: 0x40010128 Retention: Retained

Bits

Name

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None			RW		
HW Access	F	₹		None		R			
Name	SEL_TY	PE [7:6]		None [5:3]			SEL_DIV [2:0]		
Bits	15	14	14 13 12 11 10 9					8	
SW Access		None							
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne	'			
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	[31:24]				

7:6	SEL_TYPE	Specifies divider type:
		0: 8.0 (integer) clock dividers.
		1: 16.0 (integer) clock dividers.
		2: 16.5 (fractional) clock dividers.
		3: 24.5 (fractional) clock dividers.
		Default Value: 3
2:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

Description

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.

When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one clk_hf cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods.



11.1.13 PERI_DIV_16_CTL0

Divider control register (for 16.0 divider)

Address: 0x40010300 Retention: Retained

Bits	7	7 6 5 4 3 2 1							
SW Access				None				R	
HW Access				None				RW	
Name				None [7:1]				EN	
Bits	15	14	13	12	11	10	9	8	
SW Access		RW							
HW Access		R							
Name		INT16_DIV [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				R	W				
HW Access				F	₹				
Name				INT16_D	IV [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name		None [31:24]							

Bits	Name	Description
23:8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.
		For the generation of a divided clock, the integer division range is restricted to [2, 65,536].
		For the generation of a $50/50\%$ duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, $65,536$]. The generation of a $50/50\%$ duty cycle analog divided clock has no restrictions.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
0	EN	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.
		Note that this field is retained. As a result, the divider does NOT have to be re-enabled after tran-

sitioning from DeepSleep to Active power mode.



11.1.14 PERI_DIV_16_CTL1

Divider control register (for 16.0 divider)

Address: 0x40010304 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				None				R
HW Access				None				RW
Name				None [7:1]				EN
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		R						
Name		INT16_DIV [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				INT16_D	V [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	31:24]			

Bits	Name	Description
23 : 8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.
		For the generation of a divided clock, the integer division range is restricted to [2, 65,536].
		For the generation of a $50/50\%$ duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, $65,536$]. The generation of a $50/50\%$ duty cycle analog divided clock has no restrictions.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
0	EN	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.
		Note that this field is retained. As a result, the divider does NOT have to be re-enabled after tran-

sitioning from DeepSleep to Active power mode.

PSoC 4700S Family PSoC 4 Registers TRM, Document No. 002-21341 Rev. **



11.1.15 PERI_DIV_16_CTL2

Divider control register (for 16.0 divider)

Address: 0x40010308 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				None				R
HW Access				None				RW
Name				None [7:1]				EN
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		R						
Name		INT16_DIV [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				INT16_D	IV [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
23 : 8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.
		For the generation of a divided clock, the integer division range is restricted to [2, 65,536].
		For the generation of a $50/50\%$ duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, $65,536$]. The generation of a $50/50\%$ duty cycle analog divided clock has no restrictions.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
0	EN	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.
		Note that this field is retained. As a result, the divider does NOT have to be re-enabled after tran-

sitioning from DeepSleep to Active power mode.



11.1.16 PERI_DIV_16_CTL3

Divider control register (for 16.0 divider)

Address: 0x4001030C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				None				R
HW Access				None				RW
Name				None [7:1]				EN
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		R						
Name		INT16_DIV [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W	'		
HW Access				F	R			
Name				INT16_D	IV [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
23 : 8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.
		For the generation of a divided clock, the integer division range is restricted to [2, 65,536].
		For the generation of a $50/50\%$ duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, $65,536$]. The generation of a $50/50\%$ duty cycle analog divided clock has no restrictions.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
0	EN	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.
		Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode.



11.1.17 PERI_DIV_16_CTL4

Divider control register (for 16.0 divider)

Address: 0x40010310 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					R		
HW Access	None				RW			
Name	None [7:1]					EN		
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.
		For the generation of a divided clock, the integer division range is restricted to [2, 65,536].
		For the generation of a $50/50\%$ duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, $65,536$]. The generation of a $50/50\%$ duty cycle analog divided clock has no restrictions.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
0	EN	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.
		Note that this field is retained. As a result, the divider does NOT have to be re-enabled after tran-

sitioning from DeepSleep to Active power mode.



11.1.18 PERI_DIV_16_CTL5

Divider control register (for 16.0 divider)

Address: 0x40010314 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					R		
HW Access	None					RW		
Name	None [7:1]					EN		
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.
		For the generation of a divided clock, the integer division range is restricted to [2, 65,536].
		For the generation of a $50/50\%$ duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, 65,536]. The generation of a $50/50\%$ duty cycle analog divided clock has no restrictions.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
0	EN	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.
		Note that this field is retained. As a result, the divider does NOT have to be re-enabled after tran-

sitioning from DeepSleep to Active power mode.



11.1.19 PERI_DIV_16_5_CTL0

Divider control register (for 16.5 divider)

Address: 0x40010400 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access			RW			None R		
HW Access			R			No	RW	
Name		FRAC5_DIV [7:3] None [2:1]						EN
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		R						
Name	INT16_DIV [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access			'	R	W	'		
HW Access				F	२			
Name				INT16_D	IV [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
23:8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: combined with fractional division, this divider type allows for a division in the range [1, 65,536 31/32] in 1/32 increments.
		For the generation of a divided clock, the division range is restricted to [2, 65,536 31/32].
		For the generation of a 50/50% duty cycle divided clock, the division range is restricted to [2, 65,536].
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
7:3	FRAC5_DIV	Fractional division by (FRAC5_DIV/32). Allows for fractional divisions in the range [0, 31/32]. Note that fractional division results in clock jitter as some clock periods may be 1 "clk_hf" cycle longer than other clock periods.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0



0 EN

Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.

Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode.

Default Value: 0



11.1.20 PERI_DIV_16_5_CTL1

Divider control register (for 16.5 divider)

Address: 0x40010404 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access			RW			None R		
HW Access			R			No	RW	
Name		FRAC5_DIV [7:3] None [2:1]						EN
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		R						
Name	INT16_DIV [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access			'	R	W	'		
HW Access				F	२			
Name				INT16_D	IV [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
23 : 8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: combined with fractional division, this divider type allows for a division in the range [1, 65,536 31/32] in 1/32 increments.
		For the generation of a divided clock, the division range is restricted to [2, 65,536 31/32].
		For the generation of a 50/50% duty cycle divided clock, the division range is restricted to [2, 65,536].
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
7:3	FRAC5_DIV	Fractional division by (FRAC5_DIV/32). Allows for fractional divisions in the range [0, 31/32]. Note that fractional division results in clock jitter as some clock periods may be 1 "clk_hf" cycle longer than other clock periods.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0



0 EN

Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.

Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode.

Default Value: 0



11.1.21 PERI_TR_CTL

Trigger control register
Address: 0x40010600
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None		RW						
HW Access	None				R				
Name	None		TR_SEL [6:0]						
Bits	15	14	13	12	11	10	9	8	
SW Access		No	ne			R	W		
HW Access		No	None R				R		
Name		None [15:12]				TR_GROUP [11:8]			
Bits	23	22	21	20	19	18	17	16	
SW Access				R	W				
HW Access				R	W				
Name				TR_COU	NT [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	RW	RW	RW None						
HW Access	RW1C	R	R None						
Name	TR_ACT	TR OUT	TR_OUT None [29:24]						

Bits	Name	Description
31	TR_ACT	SW sets this field to '1' by to activate (set to '1') a trigger as identified by TR_SEL and TR_OUT for TR_COUNT cycles. HW sets this field to '0' when the cycle counter is decremented to "0". Note: a TR_COUNT value of 255 is a special case and trigger activation is under direct control of the TR_ACT field (the counter is not decremented). Default Value: 0
30	TR_OUT	Specifies whether trigger activation is for a specific input or ouput trigger of the trigger multiplexer. Activation of a specific input trigger, will result in activation of all output triggers that have the specific input trigger selected through their TR_OUT_CTL.SEL field. Activation of a specific output trigger, will result in activation of the specified TR_SEL output trigger only. '0': TR_SEL selection and trigger activation is for an input trigger to the trigger multiplexer. '1': TR_SEL selection and trigger activation is for an output trigger from the trigger multiplexer. Default Value: 0
23 : 16	TR_COUNT	Amount of cycles a specific trigger is activated. During activation (TR_ACT is '1'), HW decrements this field to "0" using a cycle counter. During activation, SW should not modify this register field. A value of 255 is a special case: HW does NOT decrement this field to "0" and trigger activation is under direct control of TR_ACT: when TR_ACT is '1' the trigger is activated and when TR_ACT is '0' the trigger is deactivated. Default Value: 0



11:8 TR_GROUP Specifies the trigger group.

Default Value: 0

6:0 TR_SEL Specifies the activated trigger when TR_ACT is '1'. TR_OUT specifies whether the activated trig-

ger is an input trigger or output trigger to the trigger multiplexer. During activation (TR_ACT is '1'), SW should not modify this register field. If the specified trigger is not present, the trigger ac-

tivation has no effect.

Default Value: 0

12 Smart I/O Registers



This section discusses the Smart I/O registers. It lists all the registers in mapping tables, in address order.

12.1 Register Details

Register Name	Address
PRGIO_PRT0_CTL	0x40050000
PRGIO_PRT0_SYNC_CTL	0x40050010
PRGIO_PRT0_LUT_SEL0	0x40050020
PRGIO_PRT0_LUT_SEL1	0x40050024
PRGIO_PRT0_LUT_SEL2	0x40050028
PRGIO_PRT0_LUT_SEL3	0x4005002C
PRGIO_PRT0_LUT_SEL4	0x40050030
PRGIO_PRT0_LUT_SEL5	0x40050034
PRGIO_PRT0_LUT_SEL6	0x40050038
PRGIO_PRT0_LUT_SEL7	0x4005003C
PRGIO_PRT0_LUT_CTL0	0x40050040
PRGIO_PRT0_LUT_CTL1	0x40050044
PRGIO_PRT0_LUT_CTL2	0x40050048
PRGIO_PRT0_LUT_CTL3	0x4005004C
PRGIO_PRT0_LUT_CTL4	0x40050050
PRGIO_PRT0_LUT_CTL5	0x40050054
PRGIO_PRT0_LUT_CTL6	0x40050058
PRGIO_PRT0_LUT_CTL7	0x4005005C
PRGIO_PRT0_DU_SEL	0x400500C0
PRGIO_PRT0_DU_CTL	0x400500C4
PRGIO_PRT0_DATA	0x400500F0
PRGIO_PRT1_CTL	0x40050100
PRGIO_PRT1_SYNC_CTL	0x40050110
PRGIO_PRT1_LUT_SEL0	0x40050120
PRGIO_PRT1_LUT_SEL1	0x40050124
PRGIO_PRT1_LUT_SEL2	0x40050128
PRGIO_PRT1_LUT_SEL3	0x4005012C



Register Name	Address
PRGIO_PRT1_LUT_SEL4	0x40050130
PRGIO_PRT1_LUT_SEL5	0x40050134
PRGIO_PRT1_LUT_SEL6	0x40050138
PRGIO_PRT1_LUT_SEL7	0x4005013C
PRGIO_PRT1_LUT_CTL0	0x40050140
PRGIO_PRT1_LUT_CTL1	0x40050144
PRGIO_PRT1_LUT_CTL2	0x40050148
PRGIO_PRT1_LUT_CTL3	0x4005014C
PRGIO_PRT1_LUT_CTL4	0x40050150
PRGIO_PRT1_LUT_CTL5	0x40050154
PRGIO_PRT1_LUT_CTL6	0x40050158
PRGIO_PRT1_LUT_CTL7	0x4005015C
PRGIO_PRT1_DU_SEL	0x400501C0
PRGIO_PRT1_DU_CTL	0x400501C4
PRGIO_PRT1_DATA	0x400501F0



12.1.1 PRGIO_PRT0_CTL

Control register

Address: 0x40050000 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				R	W				
HW Access				F	₹				
Name				BYPAS	SS [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		None			RW				
HW Access	None			R					
Name	None [15:13]			CLOCK_SRC [12:8]					
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	RW			None			RW	RW	
HW Access	R		None R R					R	
Name	ENABLED	DIDELINE				HLD_OVR			

Bits	Name	Description
31	ENABLED	Enable for programmable IO. Should only be set to '1' when the programmable IO is completely configured: '0': Disabled (signals are bypassed; behavior as if BYPASS is 0xFF). When disabled, the block (data unit and LUTs) reset is activated.
		If the IP is disabled: - The PIPELINE_EN register field should be set to '1', to ensure low power consumption by preventing combinatorial loops. - The CLOCK_SRC register field should be set to "20"-"30" (clock is constant '0'), to ensure low power consumption.
		'1': Enabled. Once enabled, it takes 3 "clk_block" clock cycles till the block reset is de-activated and the block becomes fully functional. This ensures that the IO pins' input synchronizer states are flushed when the block is fully functional. Default Value: 0
25	PIPELINE_EN	Enable for pipeline register: '0': Disabled (register is bypassed). '1': Enabled. Default Value: 1



24 HLD_OVR

IO cell hold override functionality. In DeepSleep power mode, the HSIOM holds the IO cell output and output enable signals by default. This is undesirable if the PRGIO is supposed to deliver DeepSleep output functionality on these IO pads. This field is used to control the hold override functionality from the PRGIO:

GPIO hold-override functionality in DeepSleep:

'0': The HSIOM controls the GPIO functionality in DeepSleep

'1': In bypass mode (ENABLED is '0' or BYPASS[i] is '1'), the HSIOM controls GPIO. In NON bypass mode (ENABLED is '1' and BYPASS[i] is '0'), the PRGIO controls the GPIO functionality in DeepSleep power mode.

Default Value: Undefined

12:8 CLOCK_SRC

Clock ("clk_block") and reset ("rst_block_n") source selection:

"0": io_data_in[0]/'1'.

...

"7": io_data_in[7]/'1'.
"8": chip_data[0]/'1'.

"15": chip_data[7]/'1'.

"16": clk_prgio/rst_sys_act_n. Used for Active mode synchronous logic on "clk_prgio". This selection is intended for synchronous operation on a PCLK specified clock frequency

("clock_prgio"). Note that the block's clocked elements are frequency aligned, but NOT phase aligned to "clk_sys". This selection asserts reset in any power mode other than Active i.e. PRGIO is active only in Active power mode with clock from peripheral divider

"17": clk_prgio/rst_sys_dpslp_n. Used for DeepSleep mode synchronous logic on "clk_prgio" (note that "clk_prgio" is NOT available in DeepSleep power mode). This selection is intended for synchronous operation on a PCLK specified clock frequency ("clock_prgio"). This selection enables PRGIO in all power modes with clock from peripheral divider but the clock will not be active in DeepSleep power mode (i.e only asynchronous/combinational logics will work in DeepSleep).

"19": clk_lf/rst_lf_dpslp_n (note that "clk_lf" is only available in DeepSleep power mode). This selection is intended for synchronous operation on "clk_lf". Note that the block's clocked elements are frequency aligned, but NOT phase aligned to other "clk_lf" clocked elements. This selection enables PRGIO in all power modes with clock from ILO (clk_lf) synchronous operations in DeepSleep will use clk_lf.

"20"-"30": Clock source is constant '0'. Any of these clock sources should be selected when the IP is disabled to ensure low power consumption.

"31": clk_sys/'1'. This selection is NOT intended for "clk_sys" operation, but for asynchronous operation: three "clk_sys" cycles after enabling the IP, the IP is fully functional (reset is de-activated). To be used for asynchronous (clockless) block functionality.

Default Value: 20

7:0 BYPASS

Bypass of the programmable IO - BYPASS[i] is for IO pin i.

'0': No bypass '1': Bypass

Default Value: Undefined



12.1.2 PRGIO_PRT0_SYNC_CTL

Synchronization control register

Address: 0x40050010 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	२			
Name		IO_SYNC_EN [7:0]						
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		R						
Name	CHIP_SYNC_EN [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
15 : 8	CHIP_SYNC_EN	Synchronization of the chip input signals to "clk_block", one bit for each input: CHIP_SYNC_EN[i] is for input i. '0': No synchronization. '1': Synchronization. Default Value: Undefined
7:0	IO_SYNC_EN	Synchronization of the IO pin input signals to "clk_block", one bit for each IO pin: IO_SYNC_EN[i] is for IO pin i. '0': No synchronization. '1': Synchronization. Default Value: Undefined



12.1.3 PRGIO_PRT0_LUT_SEL0

LUT component input selection

Address: 0x40050020 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one		RW			
HW Access		No	one		R			
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access		No	ne			R'	W	
HW Access		No	one		R			
Name		None	[15:12]		LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access		No	ne		RW			
HW Access		No	one		R			
Name		None	[23:20]			LUT_TR2_	SEL [19:16]	
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None [31:24]			

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined





12.1.4 PRGIO_PRT0_LUT_SEL1

LUT component input selection

Address: 0x40050024 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one		RW				
HW Access		No	one		R				
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]		
Bits	15	15 14 13 12 11 10 9					9	8	
SW Access		No	one			R	W		
HW Access		No	one		R				
Name		None	[15:12]		LUT_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	one			R	RW		
HW Access		No	one		R				
Name		None	[23:20]			LUT_TR2_	SEL [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access	None								
Name				None [31:24]				

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined





12.1.5 PRGIO_PRT0_LUT_SEL2

LUT component input selection

Address: 0x40050028 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one		RW				
HW Access		No	one		R				
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]		
Bits	15	15 14 13 12 11 10 9					9	8	
SW Access		No	one			R	W		
HW Access		No	one		R				
Name		None	[15:12]		LUT_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	one			R	RW		
HW Access		No	one		R				
Name		None	[23:20]			LUT_TR2_	SEL [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access	None								
Name				None [31:24]				

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined





12.1.6 PRGIO_PRT0_LUT_SEL3

LUT component input selection

Address: 0x4005002C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one		RW				
HW Access		No	one		R				
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]		
Bits	15	15 14 13 12 11 10 9					9	8	
SW Access		No	one			R	W		
HW Access		No	one		R				
Name		None	[15:12]		LUT_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	one			R	RW		
HW Access		No	one		R				
Name		None	[23:20]			LUT_TR2_	SEL [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access	None								
Name				None [31:24]				

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined





12.1.7 PRGIO_PRT0_LUT_SEL4

LUT component input selection

Address: 0x40050030 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	ne		RW			
HW Access		No	one		R			
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]	
Bits	15	15 14 13 12 11 10					9	8
SW Access		No	ne			R	W	
HW Access		No	one		R			
Name		None	[15:12]		LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access		No	ne		RW			
HW Access		No	one		R			
Name		None	[23:20]			LUT_TR2_	SEL [19:16]	
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None [31:24]			

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined





12.1.8 PRGIO_PRT0_LUT_SEL5

LUT component input selection

Address: 0x40050034 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one		RW			
HW Access		No	one			ſ	₹	
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access		No	one			R	W	
HW Access		No	one		R			
Name		None	[15:12]		LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access		No	one		RW			
HW Access		No	one		R			
Name		None	[23:20]		LUT_TR2_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name				None [31:24]			

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined





12.1.9 PRGIO_PRT0_LUT_SEL6

LUT component input selection

Address: 0x40050038 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one		RW				
HW Access		No	one			F	₹		
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		No	one		R	W			
HW Access	None				R				
Name	None [15:12]				LUT_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	one		RW				
HW Access		No	one		R				
Name		None	[23:20]		LUT_TR2_SEL [19:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access				No	ne				
Name				None [31:24]				

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined





12.1.10 PRGIO_PRT0_LUT_SEL7

LUT component input selection

Address: 0x4005003C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	ne			R'	W		
HW Access		No	one			F	₹		
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]		
Bits	15 14 13 12				11	9	8		
SW Access		No	ne		R'	W			
HW Access	None				R				
Name	None [15:12]				LUT_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne		RW				
HW Access		No	one		R				
Name		None	[23:20]		LUT_TR2_SEL [19:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access				No	ne				
Name				None [31:24]				

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined





12.1.11 PRGIO_PRT0_LUT_CTL0

LUT component control register

Address: 0x40050040 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	R									
Name	LUT [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access		RW								
HW Access	None							R		
Name	None [15:10] LUT_OPC [9:							PC [9:8]		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
	None None [31:24]									

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined





7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.12 PRGIO_PRT0_LUT_CTL1

LUT component control register

Address: 0x40050044
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	R									
Name	LUT [7:0]									
Bits	15	15 14 13 12 11 10 9								
SW Access	None							RW		
HW Access	None							R		
Name	None [15:10]							LUT_OPC [9:8]		
Bits	23	22	21	20	19	18	17	16		
SW Access			'	No	ne	'				
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined



7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.13 PRGIO_PRT0_LUT_CTL2

LUT component control register

Address: 0x40050048 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	R									
Name	LUT [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	None							RW		
HW Access	None							R		
Name	None [15:10]							LUT_OPC [9:8]		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. enable = (tr2_in ^ LUT[4]) | LUT[5]. = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined





7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.14 PRGIO_PRT0_LUT_CTL3

LUT component control register

Address: 0x4005004C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	R									
Name	LUT [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	None							RW		
HW Access	None							R		
Name	None [15:10]							LUT_OPC [9:8]		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31:241					

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined





7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.15 PRGIO_PRT0_LUT_CTL4

LUT component control register

Address: 0x40050050 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access	R										
Name		LUT [7:0]									
Bits	15	15 14 13 12 11 10 9									
SW Access		RW									
HW Access	None							R			
Name	None [15:10] LUT_OPC							PC [9:8]			
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne			<u>'</u>			
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None	31.241						

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. enable = (tr2_in ^ LUT[4]) | LUT[5]. = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined



7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.16 PRGIO_PRT0_LUT_CTL5

LUT component control register

Address: 0x40050054 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	R									
Name		LUT [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access	None RW									
HW Access	None							R		
Name		None [15:10]						LUT_OPC [9:8]		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined





7:0 LUT in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.17 PRGIO_PRT0_LUT_CTL6

LUT component control register

Address: 0x40050058 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	R									
Name		LUT [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access	None RW									
HW Access	None							R		
Name		None [15:10]						LUT_OPC [9:8]		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined



7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.18 PRGIO_PRT0_LUT_CTL7

LUT component control register

Address: 0x4005005C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access		R								
Name		LUT [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		None RW								
HW Access	None							R		
Name	None [15:10] LUT_OPC [9:8]						PC [9:8]			
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
	None [31:24]									

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. enable = (tr2_in ^ LUT[4]) | LUT[5]. = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined



7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.19 PRGIO_PRT0_DU_SEL

Data unit component input selection

Address: 0x400500C0 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		N	one		RW				
HW Access		N	one				R		
Name		Non	e [7:4]			DU_TR0	_SEL [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		N	one		RW				
HW Access		None				R			
Name	None [15:12]					DU_TR1_	SEL [11:8]		
Bits	23	22	21	20	19	18	17	16	
SW Access		N	one		RW				
HW Access		N	one		R				
Name		None	[23:20]		DU_TR2_SEL [19:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	No	one	ı	RW	None		R	W	
HW Access	No	one		R	None		R		
Name	None	[31:30]	DU DATA1	I_SEL [29:28]	None [27:26] DU_DATA0_SEL [25:24				

Bits	Name	Description
29 : 28	DU_DATA1_SEL	Data unit input data "data1_in" source selection. Encoding is the same as for DU_DATA0_SEL. Default Value: Undefined
25 : 24	DU_DATA0_SEL	Data unit input data "data0_in" source selection: "0": Constant "0". "1": chip_data[7:0]. "2": io_data_in[7:0]. "3": PRGIO_PRTx_DATA.DATA register field. Default Value: Undefined
19 : 16	DU_TR2_SEL	Data unit input signal "tr2_in" source selection. Encoding is the same as for DU_TR0_SEL. Default Value: Undefined
11 : 8	DU_TR1_SEL	Data unit input signal "tr1_in" source selection. Encoding is the same as for DU_TR0_SEL. Default Value: Undefined



3:0 DU_TR0_SEL

Data unit input signal "tr0_in" source selection:

"0": Constant '0'.
"1": Constant '1'.
"2": Data unit output.
"10-3": LUT 7 - 0 outputs.
Otherwise: Undefined.
Default Value: Undefined



12.1.20 PRGIO_PRT0_DU_CTL

Data unit component control register

Address: 0x400500C4 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access			None			RW			
HW Access			None			R			
Name			None [7:3]			DU_SIZE [2:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access		No	one			RW			
HW Access		None				R			
Name	None [15:12]					DU_OF	PC [11:8]		
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
11:8	DU_OPC	Data unit opcode specifies the data unit operation: "1": INCR "2": DECR "3": INCR_WRAP "4": DECR_WRAP "5": INCR_DECR "6": INCR_DECR "6": SHR "9": AND_OR "10": SHR_MAJ3 "11": SHR_EQL. Otherwise: Undefined. Default Value: Undefined
2:0	DU_SIZE	Size/width of the data unit data operands (in bits) is DU_SIZE+1. E.g., if DU_SIZE is 7, the width is 8 bits. Default Value: Undefined



12.1.21 PRGIO_PRT0_DATA

Data register

Address: 0x400500F0 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access		R								
Name		DATA [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access	None									
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access			'	No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits	Name	Description
------	------	-------------

7:0 DATA Data unit input data source.

Default Value: Undefined



12.1.22 PRGIO_PRT1_CTL

Control register

Address: 0x40050100 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				F	₹					
Name		BYPASS [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		None		RW						
HW Access		None			R					
Name	None [15:13]			CLOCK_SRC [12:8]						
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access	RW			None			RW	RW		
HW Access	R			None			R	R		
Name	ENABLED			None [30:26]			PIPELINE_ EN	HLD_OVR		

Bits	Name	Description
31	ENABLED	Enable for programmable IO. Should only be set to '1' when the programmable IO is completely configured: '0': Disabled (signals are bypassed; behavior as if BYPASS is 0xFF). When disabled, the block (data unit and LUTs) reset is activated.
		If the IP is disabled: - The PIPELINE_EN register field should be set to '1', to ensure low power consumption by preventing combinatorial loops. - The CLOCK_SRC register field should be set to "20"-"30" (clock is constant '0'), to ensure low power consumption.
		'1': Enabled. Once enabled, it takes 3 "clk_block" clock cycles till the block reset is de-activated and the block becomes fully functional. This ensures that the IO pins' input synchronizer states are flushed when the block is fully functional. Default Value: 0
25	PIPELINE_EN	Enable for pipeline register: '0': Disabled (register is bypassed). '1': Enabled. Default Value: 1



24 HLD_OVR

IO cell hold override functionality. In DeepSleep power mode, the HSIOM holds the IO cell output and output enable signals by default. This is undesirable if the PRGIO is supposed to deliver DeepSleep output functionality on these IO pads. This field is used to control the hold override functionality from the PRGIO:

GPIO hold-override functionality in DeepSleep:

'0': The HSIOM controls the GPIO functionality in DeepSleep

'1': In bypass mode (ENABLED is '0' or BYPASS[i] is '1'), the HSIOM controls GPIO. In NON bypass mode (ENABLED is '1' and BYPASS[i] is '0'), the PRGIO controls the GPIO functionality in DeepSleep power mode.

Default Value: Undefined

12:8 CLOCK_SRC

Clock ("clk_block") and reset ("rst_block_n") source selection:

"0": io_data_in[0]/'1'.

• • •

"7": io_data_in[7]/'1'.
"8": chip_data[0]/'1'.

o : cnip_data[0]/ i .

"15": chip_data[7]/'1'.

"16": clk_prgio/rst_sys_act_n. Used for Active mode synchronous logic on "clk_prgio". This selection is intended for synchronous operation on a PCLK specified clock frequency

("clock_prgio"). Note that the block's clocked elements are frequency aligned, but NOT phase aligned to "clk_sys". This selection asserts reset in any power mode other than Active i.e. PRGIO is active only in Active power mode with clock from peripheral divider

"17": clk_prgio/rst_sys_dpslp_n. Used for DeepSleep mode synchronous logic on "clk_prgio" (note that "clk_prgio" is NOT available in DeepSleep power mode). This selection is intended for synchronous operation on a PCLK specified clock frequency ("clock_prgio"). This selection enables PRGIO in all power modes with clock from peripheral divider but the clock will not be active in DeepSleep power mode (i.e only asynchronous/combinational logics will work in DeepSleep).

"19": clk_lf/rst_lf_dpslp_n (note that "clk_lf" is only available in DeepSleep power mode). This selection is intended for synchronous operation on "clk_lf". Note that the block's clocked elements are frequency aligned, but NOT phase aligned to other "clk_lf" clocked elements. This selection enables PRGIO in all power modes with clock from ILO (clk_lf) synchronous operations in DeepSleep will use clk_lf.

"20"-"30": Clock source is constant '0'. Any of these clock sources should be selected when the IP is disabled to ensure low power consumption.

"31": clk_sys/'1'. This selection is NOT intended for "clk_sys" operation, but for asynchronous operation: three "clk_sys" cycles after enabling the IP, the IP is fully functional (reset is de-activated). To be used for asynchronous (clockless) block functionality.

Default Value: 20

7:0 BYPASS

Bypass of the programmable IO - BYPASS[i] is for IO pin i.

'0': No bypass '1': Bypass

Default Value: Undefined



12.1.23 PRGIO_PRT1_SYNC_CTL

Synchronization control register

Address: 0x40050110 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		R									
Name	IO_SYNC_EN [7:0]										
Bits	15	14	13	12	11	10	9	8			
SW Access	RW										
HW Access	R										
Name	CHIP_SYNC_EN [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[31:24]						

Bits	Name	Description
15 : 8	CHIP_SYNC_EN	Synchronization of the chip input signals to "clk_block", one bit for each input: CHIP_SYNC_EN[i] is for input i. '0': No synchronization. '1': Synchronization. Default Value: Undefined
7:0	IO_SYNC_EN	Synchronization of the IO pin input signals to "clk_block", one bit for each IO pin: IO_SYNC_EN[i] is for IO pin i. '0': No synchronization. '1': Synchronization. Default Value: Undefined



12.1.24 PRGIO_PRT1_LUT_SEL0

LUT component input selection

Address: 0x40050120 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one		RW			
HW Access		No	one			ſ	₹	
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]	
Bits	15 14 13 12				11	10	9	8
SW Access	None					R	W	
HW Access	None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access		No	one		RW			
HW Access		No	one		R			
Name		None	[23:20]			LUT_TR2_	SEL [19:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name				None [31:24]			

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



3:0 LUT_TR0_SEL LUT input signal "tr0_in" source selection: "0": Data unit output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



12.1.25 PRGIO_PRT1_LUT_SEL1

LUT component input selection

Address: 0x40050124 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	ne		RW				
HW Access		No	one				₹		
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]		
Bits	15 14 13 12				11	10	9	8	
SW Access		No	ne			R	W		
HW Access		None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne		RW				
HW Access		No	one		R				
Name		None	[23:20]			LUT_TR2_	SEL [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access		None							
Name				None [31:24]				

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



3:0 LUT_TR0_SEL LUT input signal "tr0_in" source selection: "0": Data unit output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



12.1.26 PRGIO_PRT1_LUT_SEL2

LUT component input selection

Address: 0x40050128 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one		RW			
HW Access		No	one			F	₹	
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]	
Bits	15 14 13 12				11	10	9	8
SW Access		No	ne			R'	W	
HW Access	None				R			
Name	None [15:12]			LUT_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16
SW Access		No	ne		RW			
HW Access		No	one		R			
Name		None	[23:20]			LUT_TR2_	SEL [19:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access		None						
Name				None [31:24]			

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



LUT_TR0_SEL 3:0 LUT input signal "tr0_in" source selection: "0": Data unit output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



12.1.27 PRGIO_PRT1_LUT_SEL3

LUT component input selection

Address: 0x4005012C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	ne		RW				
HW Access		No	one				₹		
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]		
Bits	15 14 13 12				11	10	9	8	
SW Access		No	ne			R	W		
HW Access		None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne		RW				
HW Access		No	one		R				
Name		None	[23:20]			LUT_TR2_	SEL [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access		None							
Name				None [31:24]				

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



LUT_TR0_SEL 3:0 LUT input signal "tr0_in" source selection: "0": Data unit output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



12.1.28 PRGIO_PRT1_LUT_SEL4

LUT component input selection

Address: 0x40050130 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one		RW			
HW Access		No	one			ı	₹	
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]	
Bits	15 14 13 12				11	10	9	8
SW Access	None					R	W	
HW Access	None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access		No	one		RW			
HW Access		No	one		R			
Name		None	[23:20]			LUT_TR2_	SEL [19:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access		None						
Name				None [31:24]			

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



3:0 LUT_TR0_SEL LUT input signal "tr0_in" source selection: "0": Data unit output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



12.1.29 PRGIO_PRT1_LUT_SEL5

LUT component input selection

Address: 0x40050134 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one		RW				
HW Access		No	one			ſ	₹		
Name		None	e [7:4]			LUT_TR0	_SEL [3:0]		
Bits	15 14 13 12				11	10	9	8	
SW Access		No	one			R	W		
HW Access		None				R			
Name	None [15:12]			LUT_TR1_SEL [11:8]					
Bits	23	22	21	20	19	18	17	16	
SW Access		No	one		RW				
HW Access		No	one		R				
Name		None	[23:20]			LUT_TR2_	SEL [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



LUT_TR0_SEL 3:0 LUT input signal "tr0_in" source selection: "0": Data unit output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



12.1.30 PRGIO_PRT1_LUT_SEL6

LUT component input selection

Address: 0x40050138 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	ne	RW					
HW Access		None				ı	₹		
Name	None [7:4]					LUT_TR0	_SEL [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		No	ne			R	W		
HW Access		No	one		R				
Name	None [15:12]				LUT_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne		RW				
HW Access		No	one		R				
Name		None	[23:20]		LUT_TR2_SEL [19:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access				Noi	ne				
Name				None [31:24]				

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



LUT_TR0_SEL 3:0 LUT input signal "tr0_in" source selection: "0": Data unit output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



12.1.31 PRGIO_PRT1_LUT_SEL7

LUT component input selection

Address: 0x4005013C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	ne	RW					
HW Access		No	one			F	₹		
Name	None [7:4]					LUT_TR0	_SEL [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		No	ne		RW				
HW Access	None				R				
Name	None [15:12]				LUT_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne		RW				
HW Access		No	one		R				
Name		None	[23:20]		LUT_TR2_SEL [19:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None [31:24]				

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11:8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



LUT_TR0_SEL 3:0 LUT input signal "tr0_in" source selection: "0": Data unit output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined



12.1.32 PRGIO_PRT1_LUT_CTL0

LUT component control register

Address: 0x40050140 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	R									
Name		LUT [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access	None RW									
HW Access	None R									
Name	None [15:10] LUT_OPC [9:8]							PC [9:8]		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
	None [31:24]									

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined



7:0 LUT in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.33 PRGIO_PRT1_LUT_CTL1

LUT component control register

Address: 0x40050144
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	R									
Name	LUT [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	None RW									
HW Access	None R									
Name	None [15:10] LUT_OPC [PC [9:8]		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31:241					

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined





7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



PRGIO_PRT1_LUT_CTL2 12.1.34

LUT component control register

Address: 0x40050148 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	R									
Name	LUT [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	None RW									
HW Access	None R									
Name	None [15:10] LUT_OPC [9							PC [9:8]		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

9:8 LUT_OPC LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg

Default Value: Undefined





7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.35 PRGIO_PRT1_LUT_CTL3

LUT component control register

Address: 0x4005014C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access				F	₹			
Name				LUT	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None RW						RW
HW Access	None					R		
Name	None [15:10] LUT_OPC [9:8]					PC [9:8]		
Bits	23	22	21	20	19	18	17	16
SW Access			'	No	ne	'		
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			<u>'</u>
HW Access	None							
Name				None	[31:24]			

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined





7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.36 PRGIO_PRT1_LUT_CTL4

LUT component control register

Address: 0x40050150 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access				F	₹			
Name				LUT	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None RW						RW
HW Access	None					R		
Name	None [15:10] LUT_OPC [9:8					PC [9:8]		
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name		None [31:24]						

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. enable = (tr2_in ^ LUT[4]) | LUT[5]. = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined



7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.37 PRGIO_PRT1_LUT_CTL5

LUT component control register

Address: 0x40050154 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access		R						
Name		LUT [7:0]						
Bits	15	14	13	12	11	10	9	8
SW Access		None RW						.W
HW Access	None R					R		
Name	None [15:10] LUT_OPC [9:0					PC [9:8]		
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one	1	1	
HW Access		None						
Name				None	[31:24]			

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined





7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.38 PRGIO_PRT1_LUT_CTL6

LUT component control register

Address: 0x40050158 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access				F	₹			
Name				LUT	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None RW						RW
HW Access	None					R		
Name	None [15:10] LUT_OPC [9:8]					PC [9:8]		
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access				No	ne			
Name				None	[31:24]			

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined





7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.39 PRGIO_PRT1_LUT_CTL7

LUT component control register

Address: 0x4005015C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW								
HW Access				F	₹				
Name				LUT	[7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		None						RW	
HW Access	None					R			
Name	None [15:10] LUT_OPC [9:8					PC [9:8]			
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name	None [31:24]								

Bits Name Description

9:8 LUT_OPC

LUT opcode specifies the LUT operation: "0": Combinatoral output, no feedback. $tr_out = LUT[\{tr2_in, tr1_in, tr0_in\}].$ "1": Combinatorial output, feedback. tr_out = LUT[{lut_reg, tr1_in, tr0_in}]. On clock: lut_reg <= tr_in2. "2": Sequential output, no feedback. temp = $LUT[\{tr2_in, tr1_in, tr0_in\}].$ tr_out = lut_reg. On clock: lut_reg <= temp. "3": Register with asynchronous set and reset. tr_out = lut_reg. = (tr2_in ^ LUT[4]) | LUT[5]. enable = enable & (tr1_in ^ LUT[2]) & LUT[3]. set = enable & (tr0_in ^ LUT[0]) & LUT[1]. Asynchronously (no clock required): <= if (clr) '0' else if (set) '1' lut_reg Default Value: Undefined





7:0 LUT

LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined



12.1.40 PRGIO_PRT1_DU_SEL

Data unit component input selection

Address: 0x400501C0 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None				RW			
HW Access		None					R		
Name		None [7:4]				DU_TR0	_SEL [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None				RW			
HW Access	None				R				
Name		None [15:12]			DU_TR1_SEL [11:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	one		RW				
HW Access		No	one		R				
Name		None	[23:20]			DU_TR2_	SEL [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access	No	one	F	RW	No	one	R	W	
HW Access	No	one		R	No	one	F	२	
Name	None	[31:30]	DU_DATA1	_SEL [29:28]	None	[27:26]	DU_DATA0_	SEL [25:24	

Bits	Name	Description
29 : 28	DU_DATA1_SEL	Data unit input data "data1_in" source selection. Encoding is the same as for DU_DATA0_SEL. Default Value: Undefined
25 : 24	DU_DATA0_SEL	Data unit input data "data0_in" source selection: "0": Constant "0". "1": chip_data[7:0]. "2": io_data_in[7:0]. "3": PRGIO_PRTx_DATA.DATA register field. Default Value: Undefined
19 : 16	DU_TR2_SEL	Data unit input signal "tr2_in" source selection. Encoding is the same as for DU_TR0_SEL. Default Value: Undefined
11 : 8	DU_TR1_SEL	Data unit input signal "tr1_in" source selection. Encoding is the same as for DU_TR0_SEL. Default Value: Undefined



3:0 DU_TR0_SEL

Data unit input signal "tr0_in" source selection:

"0": Constant '0'.
"1": Constant '1'.
"2": Data unit output.
"10-3": LUT 7 - 0 outputs.
Otherwise: Undefined.
Default Value: Undefined



12.1.41 PRGIO_PRT1_DU_CTL

Data unit component control register

Address: 0x400501C4
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None					RW		
HW Access		None				R			
Name	None [7:3]			DU_SIZE [2:0]					
Bits	15	14	13	12	11	10	9	8	
SW Access		None				RW			
HW Access	None					R			
Name	None [15:12]				DU_OP	C [11:8]			
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
11:8	DU_OPC	Data unit opcode specifies the data unit operation: "1": INCR "2": DECR "3": INCR_WRAP "4": DECR_WRAP "5": INCR_DECR "6": INCR_DECR "6": SHR "9": AND_OR "10": SHR_MAJ3 "11": SHR_EQL. Otherwise: Undefined. Default Value: Undefined
2:0	DU_SIZE	Size/width of the data unit data operands (in bits) is DU_SIZE+1. E.g., if DU_SIZE is 7, the width is 8 bits. Default Value: Undefined



12.1.42 PRGIO_PRT1_DATA

Data register

Address: 0x400501F0 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		R						
Name		DATA [7:0]						
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access			'	No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name	None [31:24]							

Bits	Name	Description
------	------	-------------

7:0 DATA Data unit input data source.

Default Value: Undefined

13 CoreSight ROM Table Registers



This section discusses the ROM Table registers. It lists all the registers in mapping tables, in address order.

13.1 Register Details

Register Name	Address
ROMTABLE_ADDR	0xF0000000
ROMTABLE_DID	0xF0000FCC
ROMTABLE_PID4	0xF0000FD0
ROMTABLE_PID5	0xF0000FD4
ROMTABLE_PID6	0xF0000FD8
ROMTABLE_PID7	0xF0000FDC
ROMTABLE_PID0	0xF0000FE0
ROMTABLE_PID1	0xF0000FE4
ROMTABLE_PID2	0xF0000FE8
ROMTABLE_PID3	0xF0000FEC
ROMTABLE_CID0	0xF0000FF0
ROMTABLE_CID1	0xF0000FF4
ROMTABLE_CID2	0xF0000FF8
ROMTABLE_CID3	0xF0000FFC



13.1.1 ROMTABLE_ADDR

Link to Cortex M0 ROM Table.

Address: 0xF0000000
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
Dits	,						-		
SW Access			No	one			R	R	
HW Access			No	ne			R	R	
Name			None	: [7:2]			FORMAT_3 2BIT	PRESENT	
Bits	15	14	13	12	11	10	9	8	
SW Access		F	₹			No	one	ne	
HW Access		F	No	one					
Name		ADDR_OFFSET [15:12] None							
Bits	23	22	21	20	19	18	17	16	
SW Access				F	₹				
HW Access				F	₹				
Name				ADDR_OFF	SET [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		R							
HW Access				F	₹				
Name				ADDR_OFF	SET [31:24]				

Bits	Name	Description
31 : 12	ADDR_OFFSET	Address offset of the Cortex-M0 ROM Table base address (0xe00f:f000) wrt. Cypress chip specific ROM Table base address (0xf000:0000). ADDR_OFFSET[19:0] = 0xe00f:f - 0xf000:0 = 0xf00f:f. Default Value: 983295
1	FORMAT_32BIT	ROM Table format: '0: 8-bit format. '1': 32-bit format. Default Value: 1
0	PRESENT	Entry present. Default Value: 1



13.1.2 ROMTABLE_DID

Device Type Identifier register.

Address: 0xF0000FCC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access		R								
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	R									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?			'		
HW Access				F	₹					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?			'		
HW Access				F	₹					
Name				VALUE	[21:24]					

Bits Name Description

31:0 VALUE



13.1.3 ROMTABLE_PID4

Peripheral Identification Register 4.

Address: 0xF0000FD0 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			R	R						
HW Access			R				R			
Name		COUN	NT [7:4]			JEP_CONTINUATION [3:0]				
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:24]					

Bits	Name	Description
7:4	COUNT	Size of ROM Table is 2^COUNT * 4 KByte. Default Value: 0
3:0	JEP_CONTINUATION	JEP106 continuation code. This value is product specific and specified as part of the product definition in the CPUSS.JEPCONTINUATION parameter. Default Value: Undefined



13.1.4 ROMTABLE_PID5

Peripheral Identification Register 5.

Address: 0xF0000FD4
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	R									
Name		VALUE [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	R									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	2	•				
HW Access				F	2					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?					
HW Access				F	?					
Name				VALUE	[31:24]					

Bits	Name	Description
------	------	-------------

31:0 VALUE



13.1.5 ROMTABLE_PID6

Peripheral Identification Register 6.

Address: 0xF0000FD8
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		R								
HW Access		R								
Name		VALUE [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		R								
HW Access	R									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	2					
HW Access				F	2					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	2					
HW Access				F	<u> </u>					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE



13.1.6 ROMTABLE_PID7

Peripheral Identification Register 7.

Address: 0xF0000FDC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access		R								
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	R									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?			'		
HW Access				F	₹					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	?			'		
HW Access				F	₹					
Name				VALUE	[21:24]					

Bits Name Description

31:0 VALUE



13.1.7 ROMTABLE_PID0

Peripheral Identification Register 0.

Address: 0xF0000FE0 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R								
HW Access		R							
Name		PN_MIN [7:0]							
Bits	15	14	13	12	11	10	9	8	
SW Access	None								
HW Access	None								
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None [31:241				

Bits	Name	Description
------	------	-------------

7:0 PN_MIN JEP106 part number. 4 lsbs of CPUSS.PARTNUMBER parameter. These part numbers are

maintained in spec 40-9500. Default Value: Undefined



13.1.8 ROMTABLE_PID1

Peripheral Identification Register 1.

Address: 0xF0000FE4
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			R	R						
HW Access			R				R			
Name		JEPID_	MIN [7:4]			PN_MAJ [3:0]				
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:24]					

Bits	Name	Description
7:4	JEPID_MIN	JEP106 vendor id. 4 lsbs of CPUSS.JEPID parameter. This number is maintained in spec 40-9500. Default Value: Undefined
3:0	PN_MAJ	JEP106 part number. 4 msbs of CPUSS.PARTNUMBER parameter. These part numbers are maintained in spec 40-9500. Default Value: Undefined



13.1.9 ROMTABLE_PID2

Peripheral Identification Register 2.

Address: 0xF0000FE8
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		R	None R							
HW Access			R		None		R			
Name		REV	[7:4]		None	,	JEPID_MAJ [2:	0]		
Bits	15	14	13	12	11	10	9	8		
SW Access	None									
HW Access	None									
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits	Name	Description
7:4	REV	Major REVision number (chip specific). Identifies the design iteration of the component. For first tape out: 0x1. This field is implemented in RTL by an ECO-able tie-off structure and is incremented on subsequent tape outs. Default Value: Undefined
2:0	JEPID_MAJ	JEP106 vendor id. 4 msbs of CPUSS.JEPID parameter. This number is maintained in spec 40- 9500. Default Value: Undefined



13.1.10 ROMTABLE_PID3

Peripheral Identification Register 3.

Address: 0xF0000FEC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			R		R					
HW Access			R			l	R			
Name		REV_A	ND [7:4]			СМ	[3:0]			
Bits	15	14	13	12	11	10	9	8		
SW Access	None									
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [[31:24]					

Bits	Name	Description
7:4	REV_AND	Minor REVision number (chip specific). For first tape out: 0x1. This field is implemented in RTL by an ECO-able tie-off structure and is incremented on subsequent tape outs. Default Value: Undefined
3:0	СМ	Customer modified field. This field is used to track modifications to the original component design as a result of component IP reuse. Default Value: 0



ROMTABLE_CID0 13.1.11

Component Identification Register 0.

Address: 0xF0000FF0 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access				F	₹						
Name				VALU	E [7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access	R										
HW Access	R										
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	?			<u>'</u>			
HW Access				F	₹						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				F	?			<u>'</u>			
HW Access				F	₹						
Name				VALUE	[21:24]						

Bits	Name	Description
31:0	VALUE	Component identification byte 0 of 4-byte component identificat

Component identification byte 0 of 4-byte component identification 0xB105:100D.



13.1.12 ROMTABLE_CID1

Component Identification Register 1.

Address: 0xF0000FF4
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access				F	₹						
Name				VALU	E [7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access	R										
HW Access	R										
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	?			<u>'</u>			
HW Access				F	₹						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				F	?			<u>'</u>			
HW Access				F	₹						
Name				VALUE	[21:24]						

Bits	Name	Description
------	------	-------------

31:0 VALUE Component identification byte 1 of 4-byte component identification 0xB105:100D. Component

class: "ROM Table".
Default Value: 16



13.1.13 ROMTABLE_CID2

Component Identification Register 2.

Address: 0xF0000FF8
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access				F	₹						
Name	VALUE [7:0]										
Bits	15	15 14 13 12 11 10 9 8									
SW Access	R										
HW Access	R										
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	R						
HW Access				F	2						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				F	?						
HW Access				F	₹						
Name				VALUE	[31:24]						

Bits	Name	Description
31 : 0	VALUE	Component identification byte 2 of 4-byte component identification 0xB105:100D. Default Value: 5



13.1.14 ROMTABLE_CID3

Component Identification Register 3.

Address: 0xF0000FFC Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access				F	₹						
Name				VALU	E [7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access	R										
HW Access	R										
Name				VALUE	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				·	₹						
HW Access				F	₹						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				·	₹						
HW Access				F	₹						
Name				VALUE	[31:24]						

Bits	Name	Description
------	------	-------------

31:0 VALUE Component identification byte 3 of 4-byte component identification 0xB105:100D.

14 Serial Communication Block (SCB) Registers



This section discusses the SCB registers. It lists all the registers in mapping tables, in address order.

14.1 Register Details

Register Name	Address			
SCB0_CTRL	0x40080000			
SCB0_STATUS	0x40080004			
SCB0_SPI_CTRL	0x40080020			
SCB0_SPI_STATUS	0x40080024			
SCB0_UART_CTRL	0x40080040			
SCB0_UART_TX_CTRL	0x40080044			
SCB0_UART_RX_CTRL	0x40080048			
SCB0_UART_RX_STATUS	0x4008004C			
SCB0_UART_FLOW_CTRL	0x40080050			
SCB0_I2C_CTRL	0x40080060			
SCB0_I2C_STATUS	0x40080064			
SCB0_I2C_M_CMD	0x40080068			
SCB0_I2C_S_CMD	0x4008006C			
SCB0_I2C_CFG	0x40080070			
SCB0_TX_CTRL	0x40080200			
SCB0_TX_FIFO_CTRL	0x40080204			
SCB0_TX_FIFO_STATUS	0x40080208			
SCB0_TX_FIFO_WR	0x40080240			
SCB0_RX_CTRL	0x40080300			
SCB0_RX_FIFO_CTRL	0x40080304			
SCB0_RX_FIFO_STATUS	0x40080308			
SCB0_RX_MATCH	0x40080310			
SCB0_RX_FIFO_RD	0x40080340			
SCB0_RX_FIFO_RD_SILENT	0x40080344			
SCB0_EZ_DATA0	0x40080400			
SCB0_EZ_DATA1	0x40080404			
SCB0_EZ_DATA2	0x40080408			



Register Name	Address
SCB0_EZ_DATA3	0x4008040C
SCB0_EZ_DATA4	0x40080410
SCB0_EZ_DATA5	0x40080414
SCB0_EZ_DATA6	0x40080418
SCB0_EZ_DATA7	0x4008041C
SCB0_EZ_DATA8	0x40080420
SCB0_EZ_DATA9	0x40080424
SCB0_EZ_DATA10	0x40080428
SCB0_EZ_DATA11	0x4008042C
SCB0_EZ_DATA12	0x40080430
SCB0_EZ_DATA13	0x40080434
SCB0_EZ_DATA14	0x40080438
SCB0_EZ_DATA15	0x4008043C
SCB0_EZ_DATA16	0x40080440
SCB0_EZ_DATA17	0x40080444
SCB0_EZ_DATA18	0x40080448
SCB0_EZ_DATA19	0x4008044C
SCB0_EZ_DATA20	0x40080450
SCB0_EZ_DATA21	0x40080454
SCB0_EZ_DATA22	0x40080458
SCB0_EZ_DATA23	0x4008045C
SCB0_EZ_DATA24	0x40080460
SCB0_EZ_DATA25	0x40080464
SCB0_EZ_DATA26	0x40080468
SCB0_EZ_DATA27	0x4008046C
SCB0_EZ_DATA28	0x40080470
SCB0_EZ_DATA29	0x40080474
SCB0_EZ_DATA30	0x40080478
SCB0_EZ_DATA31	0x4008047C
SCB0_INTR_CAUSE	0x40080E00
SCB0_INTR_I2C_EC	0x40080E80
SCB0_INTR_I2C_EC_MASK	0x40080E88
SCB0_INTR_I2C_EC_MASKED	0x40080E8C
SCB0_INTR_SPI_EC	0x40080EC0
SCB0_INTR_SPI_EC_MASK	0x40080EC8
SCB0_INTR_SPI_EC_MASKED	0x40080ECC
SCB0_INTR_M	0x40080F00
SCB0_INTR_M_SET	0x40080F04
SCB0_INTR_M_MASK	0x40080F08
SCB0_INTR_M_MASKED	0x40080F0C
SCB0_INTR_S	0x40080F40
SCB0_INTR_S_SET	0x40080F44



Register Name	Address
SCB0_INTR_S_MASK	0x40080F48
SCB0_INTR_S_MASKED	0x40080F4C
SCB0_INTR_TX	0x40080F80
SCB0_INTR_TX_SET	0x40080F84
SCB0_INTR_TX_MASK	0x40080F88
SCB0_INTR_TX_MASKED	0x40080F8C
SCB0_INTR_RX	0x40080FC0
SCB0_INTR_RX_SET	0x40080FC4
SCB0_INTR_RX_MASK	0x40080FC8
SCB0_INTR_RX_MASKED	0x40080FCC
SCB1_CTRL	0x40090000
SCB1_STATUS	0x40090004
SCB1_SPI_CTRL	0x40090020
SCB1_SPI_STATUS	0x40090024
SCB1_UART_CTRL	0x40090040
SCB1_UART_TX_CTRL	0x40090044
SCB1_UART_RX_CTRL	0x40090048
SCB1_UART_RX_STATUS	0x4009004C
SCB1_UART_FLOW_CTRL	0x40090050
SCB1_I2C_CTRL	0x40090060
SCB1_I2C_STATUS	0x40090064
SCB1_I2C_M_CMD	0x40090068
SCB1_I2C_S_CMD	0x4009006C
SCB1_I2C_CFG	0x40090070
SCB1_TX_CTRL	0x40090200
SCB1_TX_FIFO_CTRL	0x40090204
SCB1_TX_FIFO_STATUS	0x40090208
SCB1_TX_FIFO_WR	0x40090240
SCB1_RX_CTRL	0x40090300
SCB1_RX_FIFO_CTRL	0x40090304
SCB1_RX_FIFO_STATUS	0x40090308
SCB1_RX_MATCH	0x40090310
SCB1_RX_FIFO_RD	0x40090340
SCB1_RX_FIFO_RD_SILENT	0x40090344
SCB1_EZ_DATA0	0x40090400
SCB1_EZ_DATA1	0x40090404
SCB1_EZ_DATA2	0x40090408
SCB1_EZ_DATA3	0x4009040C
SCB1_EZ_DATA4	0x40090410
SCB1_EZ_DATA5	0x40090414
SCB1_EZ_DATA6	0x40090418
SCB1_EZ_DATA7	0x4009041C



Register Name	Address
SCB1_EZ_DATA8	0x40090420
SCB1_EZ_DATA9	0x40090424
SCB1_EZ_DATA10	0x40090428
SCB1_EZ_DATA11	0x4009042C
SCB1_EZ_DATA12	0x40090430
SCB1_EZ_DATA13	0x40090434
SCB1_EZ_DATA14	0x40090438
SCB1_EZ_DATA15	0x4009043C
SCB1_EZ_DATA16	0x40090440
SCB1_EZ_DATA17	0x40090444
SCB1_EZ_DATA18	0x40090448
SCB1_EZ_DATA19	0x4009044C
SCB1_EZ_DATA20	0x40090450
SCB1_EZ_DATA21	0x40090454
SCB1_EZ_DATA22	0x40090458
SCB1_EZ_DATA23	0x4009045C
SCB1_EZ_DATA24	0x40090460
SCB1_EZ_DATA25	0x40090464
SCB1_EZ_DATA26	0x40090468
SCB1_EZ_DATA27	0x4009046C
SCB1_EZ_DATA28	0x40090470
SCB1_EZ_DATA29	0x40090474
SCB1_EZ_DATA30	0x40090478
SCB1_EZ_DATA31	0x4009047C
SCB1_INTR_CAUSE	0x40090E00
SCB1_INTR_I2C_EC	0x40090E80
SCB1_INTR_I2C_EC_MASK	0x40090E88
SCB1_INTR_I2C_EC_MASKED	0x40090E8C
SCB1_INTR_SPI_EC	0x40090EC0
SCB1_INTR_SPI_EC_MASK	0x40090EC8
SCB1_INTR_SPI_EC_MASKED	0x40090ECC
SCB1_INTR_M	0x40090F00
SCB1_INTR_M_SET	0x40090F04
SCB1_INTR_M_MASK	0x40090F08
SCB1_INTR_M_MASKED	0x40090F0C
SCB1_INTR_S	0x40090F40
SCB1_INTR_S_SET	0x40090F44
SCB1_INTR_S_MASK	0x40090F48
SCB1_INTR_S_MASKED	0x40090F4C
SCB1_INTR_TX	0x40090F80
CCD4 INTO TV CET	0x40090F84
SCB1_INTR_TX_SET	



Register Name	Address
SCB1_INTR_TX_MASKED	0x40090F8C
SCB1_INTR_RX	0x40090FC0
SCB1_INTR_RX_SET	0x40090FC4
SCB1_INTR_RX_MASK	0x40090FC8
SCB1_INTR_RX_MASKED	0x40090FCC



14.1.1 SCB0_CTRL

Generic control register.
Address: 0x40080000
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	Ï	None				RW			
HW Access		No	one		R				
Name		None	[7:4]		OVS [3:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access	ii ii	None RW RW			RW	RW			
HW Access	ii ii	None			R	R	R	R	
Name		None [15:12]			BYTE_MOD E	EZ_MODE	EC_OP_M ODE	EC_AM_M ODE	
Bits	23	22	21	20	19	18	17	16	
SW Access	ii ii	None				RW	RW		
HW Access	Ï	None R				R	R		
Name		None [23:18]			BLOCK	ADDR_ACC EPT			
Bits	31	30	29	28	27	26	25	24	
SW Access	RW	None RW				W			
	- - - 	None R							
HW Access	R			110110			1		

Bits	Name	Description
31	ENABLED	SCB block is enabled ('1') or not ('0'). The proper order in which to initialize SCB is as follows: - Program protocol specific information using SPI_CTRL, UART_CTRL (and UART_TX_CTRL and UART_RX_CTRL) or I2C_CTRL registers. This includes selection of a submode, master/slave functionality and transmitter/receiver functionality when applicable. - Program generic transmitter (TX_CTRL) and receiver (RX_CTRL) information. This includes enabling of the transmitter and receiver functionality. - Program transmitter FIFO (TX_FIFO_CTRL) and receiver FIFO (RX_FIFO_CTRL) information. - Program CTRL register to enable SCB, select the specific operation mode and oversampling factor. When this block is enabled, no control information should be changed. Changes should be made AFTER disabling this block, e.g. to modify the operation mode (from I2C to SPI) or to go from externally to internally clocked. The change takes effect after the block is re-enabled. Note that disabling the block will cause re-initialization of the design and associated state is lost (e.g. FIFO content). Default Value: 0
25 : 24	MODE	Default Value: 3



0x0: I2C:

0x1: SPI:

0x2: UART:

17 BLOCK

Only used in externally clocked mode. If the externally clocked logic and the internal CPU accesses to EZ memory coincide/collide, this bit determines whether the CPU access should block and result in bus wait states ('BLOCK is 1') or not (BLOCK is '0'). IF BLOCK is 0 and the accesses collide, CPU read operations return 0xffff:ffff and CPU write operations are ignored. Colliding accesses are registered as interrupt causes: INTR_TX.BLOCKED and INTR_RX.BLOCKED.

Default Value: 0

16 ADDR_ACCEPT

Determines whether a received matching address is accepted in the RX FIFO ('1') or not ('0').

In I2C mode, this field is used to allow the slave to put the received slave address or general call address in the RX FIFO. Note that a received matching address is put in the RX FIFO when this bit is '1' for both I2C read and write transfers.

In multi-processor UART receiver mode, this field is used to allow the receiver to put the received address in the RX FIFO. Note: non-matching addresses are never put in the RX FIFO.

Default Value: 0

11 BYTE_MODE

Default Value: 0

10 EZ_MODE

Non EZ mode ('0') or EZ mode ('1').

In EZ mode, a meta protocol is applied to the serial interface protocol. This meta protocol adds meaning to the data frames transferred by the serial interface protocol: a data frame can represent a memory address, a write memory data element or a read memory data element. EZ mode is only used for synchronous serial interface protocols: SPI and I2C. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported and the transmitter should use continuous data frames; i.e. data frames not seperated by slave deselection. This mode is only applicable to slave functionality. In EZ mode, the slave can read from and write to an addressable memory structure of 32 bytes. In EZ mode, data frames should 8-bit in size and should be transmitted and received with the Most Significant Bit (MSB) first.

In UART mode this field should be '0'.

Default Value: 0

9 EC_OP_MODE

This field specifies the clocking for the SCB block

'0': Internally clocked mode '1': externally clocked mode

In internally clocked mode, the serial interface protocols run off the SCB clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface.

Externally clocked operation mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode AND EZ mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported. The maximum SPI slave, EZ mode bitrate is 48 Mbps (transmission and IO delays outside the IP will degrade the effective bitrate).

In UART mode this field should be '0'.



8 EC_AM_MODE

This field specifies the clocking for the address matching (I2C) or slave selection detection logic (SPI)

'0': Internally clocked mode '1': Externally clocked mode

In internally clocked mode, the serial interface protocols run off the SCB clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface.

The clocking for the rest of the logic is determined by CTRL.EC_OP_MODE.

Externally clocked mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported.

In UART mode this field should be '0'.



3:0 OVS

Serial interface bit period oversampling factor expressed in SCB clock cycles. Used for SPI and UART functionality. OVS + 1 SCB clock cycles constitute a single serial interface clock/bit cycle. This field is NOT used in externally clocked mode. If OVS is odd, the oversampling factor is even and the low and high phase of the interface clock period are the same. If OVS is even, the oversampling factor is odd and the low and high phase can differ by 1 SCB clock

In SPI master mode, the valid range is [3, 15]. At an SCB frequency of 48 MHz, the maximum SPI bit rate is 12 Mbps, assuming ideal (0 ns) IO cell and routing (chip and board) delay. The calculated maximum bit rate decreases, when realistic chip and routing delays are taken into account. The effective system bit rate is dependent on the external SPI slave that we communicate with. If the SPI output clock to SPI MISO input round trip delay is significant (multiple SPI output clock cycles), it may be necessary to increase OVS and/or to set SPI_CTRL.LATE_MISO_SAMPLE to '1' to achieve the maximum

In SPI slave mode, the OVS field is NOT used. However, there is a frequency requirement for the SCB clock wrt. the SPI input clock (IF) on the interface to guarantee functional correct behavior. This requirement is expressed as a ratio: SCB clock/IF clock. The ratio is dependent on the setting of to gualantee furticular Content delivation. This requirement is expressed as a ratio. Sociolocyte clock. The ratio is dependent on the setting of RX_CTRL.MEDIAN and the external SPI master's capability to support "late MISO sample" functionality (similar to our SPI master functionality represented by SPI_CTRL.LATE_MISO_SAMPLE):

- MEDIAN is 0' and external SPI master has NO "late MISO sample functionality": SCB clock/IF clock >= 6. At a SCB frequency of 48 MHz, the maximum

- bit rate is 8 Mbps
- MEDIAN is '0' and external SPI master has "late MISO sample functionality": SCB clock/IF clock >= 3. At a SCB frequency of 48 MHz, the maximum bit rate is 16 Mbps.
- MEDIAN is '1' and external SPI master has NO "late MISO sample functionality": SCB clock/IF clock >= 8. At a SCB frequency of 48 MHz, the maximum bit rate is 6 Mbps
- MEDIAN is '1' and external SPI master has "late MISO sample functionality": SCB clock/IF clock >= 4. At a SCB frequency of 48 MHz, the maximum bit

As discussed earlier, the calculated maximum bit rate decreases, when realistic chip and routing delays are taken into account

In UART standard submode (including LIN), the valid range is [7, 15]. In UART SmartCard submode, the valid range is [7, 15].

In UART TX IrDA submode this field indirectly specifies the oversampling. The oversampling determines the interface clock/bit cycle and the width of the pulse. Only normal transmission mode is supported, the pulse is roughly 3/16 of the bit period (for all bit rates). There is only one valid OVS value:

- SCB clock frequency of 16*115.2 KHz for 115.2 Kbps
- SCB clock frequency of 16*57.6 KHz for 57.6 Kbps. SCB clock frequency of 16*38.4 KHz for 58.4 Kbps. SCB clock frequency of 16*38.4 KHz for 38.4 Kbps. SCB clock frequency of 16*19.2 KHz for 19.2 Kbps.
- SCB clock frequency of 16*9.6 KHz for 9.6 Kbps. SCB clock frequency of 16*9.4 KHz for 2.4 Kbps. SCB clock frequency of 16*1.2 KHz for 1.2 Kbps.
- all other values are not used in normal mode.

In UART RX IrDA submode (1.2, 2.4, 9.6, 19.2, 38.4, 57.6 and 115.2 Kbps) this field indirectly specifies the oversampling. The oversampling determines the interface clock/bit cycle and the width of the pulse. In normal transmission mode, this pulse is roughly 3/16 of the bit period (for all bit rates). In low power transmission mode, this pulse is potentially smaller (down to 1.62 us typical and 1.41 us minimal) than 3/16 of the bit period (for < 115.2 Kbps bitrates). Pulse widths greater or equal than two SCB clock cycles are guaranteed to be detected by the receiver. Pulse widths less than two SCB clock cycles and greater or equal than one SCB clock cycle may be detected by the receiver. Pulse widths less than one SCB clock cycle will not be detected by the receiver. RX_CTRL.MEDIAN should be set to '1' for IrDA receiver functionality. The SCB clock (as provided by the programmable clock block) and the oversampling together determine the IrDA bitrate. Normal mode, OVS field values (with the required SCB clock frequency):
 0:16 times oversampling.
 SCB clock frequency of 16*115.2 KHz for 115.2 Kbps.

- SCB clock frequency of 16*57.6 KHz for 57.6 Kbps SCB clock frequency of 16°3.8 kHz for 37.6 kDps.
 SCB clock frequency of 16°3.8 kHz for 38.4 kDps.
 SCB clock frequency of 16°19.2 kHz for 19.2 kDps.
 SCB clock frequency of 16°9.6 kHz for 9.6 kDps.
 SCB clock frequency of 16°2.4 kHz for 9.6 kDps.
 SCB clock frequency of 16°1.2 kHz for 1.2 kDps.
 SCB clock frequency of 16°1.2 kHz for 1.2 kDps.
 - all other values are not used in normal mode.
 Low power mode, OVS field values (with the required SCB clock frequency):
 -0.16 times oversamilion.
- 0: 16 times oversampling.
- SCB clock frequency of 16*115.2 KHz for 115.2 Kbps.
 1: 32 times oversampling.
- SCB clock frequency of 32*57.6 KHz for 57.6 Kbps
- 2: 48 times oversampling.

 SCB clock frequency of 48*38.4 KHz for 38.4 Kbps.
 3: 96 times oversampling.
- SCB clock frequency of 96*19.2 KHz for 19.2 Kbps.
- 4: 192 times oversampling. SCB clock frequency of 192*9.6 KHz for 9.6 Kbps.
- 5: 768 times oversampling.
- SCB clock frequency of 768*2.4 KHz for 2.4 Kbps.
- 6: 1536 times oversampling.
 SCB clock frequency of 1536*1.2 KHz for 1.2 Kbps.
- all other values are not used in low power mode



14.1.2 **SCB0_STATUS**

Generic status register.
Address: 0x40080004
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				None				R		
HW Access				None				W		
Name				None [7:1]				EC_BUS		
Bits	15	15 14 13 12 11 10 9								
SW Access				No	one			'		
HW Access		None								
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one			<u>'</u>		
HW Access	None									
Name				None	[31:24]					

Bits	Name
0	FC BUSY

Description

Indicates whether the externally clocked logic is potentially accessing the EZ memory (this is only possible in EZ mode). This bit can be used by SW to determine whether it is safe to issue a SW access to the EZ memory (without bus wait states (a blocked SW access) or bus errors being generated). Note that the INTR_TX.BLOCKED and INTR_RX.BLOCKED interrupt causes are used to indicate whether a SW access was actually blocked by externally clocked logic. Default Value: Undefined



14.1.3 SCB0_SPI_CTRL

SPI control register.
Address: 0x40080020
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	No	ne	RW	RW	RW	RW	RW	RW	
HW Access	No	ne	R	R	R	R	R	R	
Name	None	None [7:6]		LATE_MISO _SAMPLE	CPOL	СРНА	SELECT_P RECEDE	CONTINU- OUS	
Bits	15	14	13	12	11	10	9	8	
SW Access		N	one		RW	RW	RW	RW	
HW Access		N	one		R	R	R	R	
Name		None [15:12]				SSEL_POL ARITY2	SSEL_POL ARITY1	SSEL_POL ARITY0	
Bits	23	22	21	20	19	18	17	16	
SW Access				None				RW	
HW Access				None				R	
Name				None [23:17]				LOOPBACK	
Bits	31	30	29	28	27	26	25	24	
SW Access	RW	None			R	W	R	RW	
HW Access	R	R None				R			
Name	MASTER_ MODE		None [30:28]		SLAVE_SEL	ECT [27:26]	MODE	[25:24]	

Bits	Name	Description
31	MASTER_MODE	Master ('1') or slave ('0') mode. In master mode, transmission will commence on availability of data frames in the TX FIFO. In slave mode, when selected and there is no data frame in the TX FIFO, the slave will transmit all '1's. In both master and slave modes, received data frames will be lost if the RX FIFO is full. Default Value: 0
27 : 26	SLAVE_SELECT	Selects one of the four outgoing SPI slave select signals: - 0: Slave 0, SPI_SELECT[0]. - 1: Slave 1, SPI_SELECT[1]. - 2: Slave 2, SPI_SELECT[2]. - 3: Slave 3, SPI_SELECT[3]. Only used in master mode. SCB block should be disabled when changes are made to this field. Default Value: 0
25 : 24	MODE	Submode of SPI operation (3: Reserved). Default Value: 3



0x0: SPI_MOTOROLA:

SPI Motorola submode. In master mode, when not transmitting data (Slave SELECT is inactive), SCLK is stable at CPOL. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), Slave SELECT is inactive.

0x1: SPI_TI:

SPI Texas Instruments submode. In master mode, when not transmitting data, SCLK is stable at '0'. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), Slave SELECT is inactive; i.e. no pulse is generated.

0x2: SPI_NS:

SPI National Semiconducturs submode. In master mode, when not transmitting data, SCLK is stable at '0'. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), Slave SELECT is inactive.

		clocking. In master mode, when there is no data to transmit (TX FIFO is empty), Slave SELECT is inactive.
16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only used in master mode. Not used in National Semiconductors submode. '0': No local loopback '1': the SPI master MISO line is connected to the SPI master MOSI line. In other words, in loopback mode the SPI master receives on MISO what it transmits on MOSI. Default Value: 0
11	SSEL_POLARITY3	Slave select polarity. SSEL_POLARITY3 applies to the outgoing SPI slave select signal 3 (master mode). Default Value: 0
10	SSEL_POLARITY2	Slave select polarity. SSEL_POLARITY2 applies to the outgoing SPI slave select signal 2 (master mode). Default Value: 0
9	SSEL_POLARITY1	Slave select polarity. SSEL_POLARITY1 applies to the outgoing SPI slave select signal 1 (master mode). Default Value: 0
8	SSEL_POLARITY0	Slave select polarity. SSEL_POLARITY0 applies to the outgoing SPI slave select signal 0 (master mode) and to the incoming SPI slave select signal (slave mode). For Motorola and National Semiconductors submodes: '0': slave select is low/'0' active.

'1': slave select is high/'1' active. For Texas Istruments submode: '0': high/'1' active precede/coincide pulse.

'0': high/'1' active precede/coincide pulse '1': low/'0' active precede/coincide pulse.

Default Value: 0

5 SCLK_CONTINUOUS Only applicable in master mode.

'0': SCLK is generated, when the SPI master is enabled and data is transmitted.

'1': SCLK is generated, when the SPI master is enabled. This mode is useful for slave devices

that use SCLK for functional operation other than just SPI functionality.



4 LATE_MISO_SAMPLE Changes the SCLK edge on which MISO is captured. Only used in master mode. When '0', the default applies (for Motorola as determined by CPOL and CPHA, for Texas Instruments on the falling edge of SCLK and for National Semiconductors on the rising edge of SCLK). When '1', the alternate clock edge is used (which comes half a SPI SCLK period later). Late sampling addresses the round trip delay associated with transmitting SCLK from the master to the slave and transmitting MISO from the slave to the master. Default Value: 0 3 **CPOL** Indicates the clock polarity. Only used in SPI Motorola submode. This field, together with the CPHA field, indicates when MOSI data is driven and MISO data is captured: - CPOL is 0: SCLK is 0 when not transmitting data. - CPOL is 1: SCLK is 1 when not transmitting data. Default Value: 0 2 **CPHA** Only applicable in SPI Motorola submode. Indicates the clock phase. This field, together with the CPOL field, indicates when MOSI data is driven and MISO data is captured: - Motorola mode 0. CPOL is 0, CPHA is 0: MOSI is driven on a falling edge of SCLK. MISO is captured on a rising edge of SCLK. - Motorola mode 1. CPOL is 0, CPHA is 1: MOSI is driven on a rising edge of SCLK. MISO is captured on a falling edge of SCLK. - Motorola mode 2. CPOL is 1, CPHA is 0: MOSI is driven on a rising edge of SCLK. MISO is captured on a falling edge of SCLK. - Motorola mode 3. CPOL is 1, CPHA is 1: MOSI is driven on a falling edge of SCLK. MISO is captured on a rising edge of SCLK. Default Value: 0 SELECT_PRECEDE Only used in SPI Texas Instruments' submode. When '1', the data frame start indication is a pulse on the Slave SELECT line that precedes the transfer of the first data frame bit. When '0', the data frame start indication is a pulse on the Slave SELECT line that coincides with the transfer of the first data frame bit. Default Value: 0 0 CONTINUOUS Continuous SPI data transfers enabled ('1') or not ('0'). This field is used in master mode. In slave mode, both continuous and non-continuous SPI data transfers are supported independent of this field. When continuous transfers are enabled individual data frame transfers are not necessarily seperated by slave deselection (as indicated by the level or pulse on the SELECT line): if the TX FIFO has multiple data frames, data frames are send out without slave deselection. When continuous transfers are not enabled individual data frame transfers are always seperated by slave deselection: independent of the availability of TX FIFO data frames, data frames are sent out with slave deselection.



14.1.4 SCB0_SPI_STATUS

SPI status register.
Address: 0x40080024
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			No	one			R	R		
HW Access			No	one			W	W		
Name			None	; [7:2]			SPI_EC_BU SY	BUS_BUSY		
Bits	15	15 14 13 12 11 10 9 8								
SW Access	R									
HW Access	W									
Name				CURR_EZ_	ADDR [15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				F	?					
HW Access				V	V					
Name				BASE_EZ_A	DDR [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access	None									
Name				None [[31:24]					

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	SPI base EZ address. Address as provided by a SPI write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	SPI current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when SPI_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
1	SPI_EC_BUSY	Inidicates whether the externally clocked logic is potentially accessing the EZ memory and/or updating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by SW to determine whether BASE_ADDR and CURR_ADDR are reliable. Default Value: Undefined
0	BUS_BUSY	SPI bus is busy. The bus is considered busy ('1') during an ongoing transaction. For Motorola and National submodes, the busy bit is '1', when the slave selection (low active) is activated. For TI submode, the busy bit is '1' from the time the preceding/coinciding slave select (high active) is activated for the first transmitted data frame, till the last MOSI/MISO bit of the last data frame is transmitted. Default Value: Undefined



14.1.5 SCB0_UART_CTRL

UART control register.
Address: 0x40080040
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None								
HW Access				No	ne					
Name				None	[7:0]					
Bits	15	14 13 12 11 10 9 8								
SW Access				No	ne			'		
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				None				RW		
HW Access				None				R		
Name				None [23:17]				LOOPBACK		
Bits	31	30	29	28	27	26	25	24		
SW Access			No	ne				RW		
HW Access		None R								
Name			None	[31:26]			MOD	E [25:24]		

Bits	Name	Description
------	------	-------------

LOOPBACK

16

25 : 24 MODE Submode of UART operation (3: Reserved)

Default Value: 3

0x0: UART STD:

Standard UART submode.

0x1: UART_SMARTCARD:

SmartCard (ISO7816) submode. Support for negative acknowledgement (NACK) on the receiver side and retransmission on the transmitter side.

0x2: UART_IRDA:

Infrared Data Association (IrDA) submode. Return to Zero modulation scheme. In this mode, the oversampling factor should be 16, that is OVS should be set to 15.

Local loopback control (does NOT affect the information on the pins).

0: Loopback is not enabled

1: UART_TX is connected to UART_RX. UART_RTS is connected to UART_CTS. This allows a SCB UART transmitter to communicate with its receiver counterpart.



14.1.6 SCB0_UART_TX_CTRL

UART transmitter control register.

Address: 0x40080044
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None		RW	RW	None		RW		
HW Access	No	ne	R	R	None		R		
Name	None	e [7:6]	PARITY_EN ABLED	PARITY	None	:	STOP_BITS [2:0]		
Bits	15	14	13	12	11	10 9 8			
SW Access		None RW							
HW Access	None							R	
Name							RETRY_ON _NACK		
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne	1	1	1	
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
8	RETRY_ON_NACK	When '1', a data frame is retransmitted when a negative acknowledgement is received. Only applicable to the SmartCard submode. Default Value: 0
5	PARITY_ENABLED	Parity generation enabled ('1') or not ('0'). Only applicable in standard UART submodes. In SmartCard submode, parity generation is always enabled through hardware. In IrDA submode, parity generation is always disabled through hardware Default Value: 0
4	PARITY	Parity bit. When '0', the transmitter generates an even parity. When '1', the transmitter generates an odd parity. Only applicable in standard UART and SmartCard submodes. Default Value: 0
2:0	STOP_BITS	Stop bits. STOP_BITS + 1 is the duration of the stop period in terms of halve bit periods. Valid range is [1, 7]; i.e. a stop period should last at least one bit period. Default Value: 2



14.1.7 SCB0_UART_RX_CTRL

UART receiver control register.

Address: 0x40080048
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None	RW	RW	RW	None	RW			
HW Access	None	R	R	R	None		R		
Name	None	POLARITY	PARITY_EN ABLED	PARITY	None	5	STOP_BITS [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access	No	ne	RW	RW	None	RW	RW	RW	
HW Access	None		R	R	None	R	R	R	
Name	None [15:14]		SKIP_STAR T	LIN_MODE	None	MP_MODE	DROP_ON_ FRAME_ER ROR	DROP_ON_ PARITY_ER ROR	
Bits	23	22	21	20	19	18	17	16	
SW Access		No	one			R	W		
HW Access		No	one			I	₹		
Name		None	[23:20]			BREAK_WI	DTH [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None [[31:24]				

Bits Name

19:16 BREAK_WIDTH

Description

Break width. BREAK_WIDTH + 1 is the minimum width in bit periods of a break. During a break the transmitted/received line value is '0'. This feature is useful for standard UART submode and LIN submode ("break field" detection). Once, the break is detected, the

INTR_RX.BREAK_DETECT bit is set to '1'. Note that break detection precedes baud rate detection, which is used to synchronize/refine the receiver clock to the transmitter clock. As a result, break detection operates with an unsynchronized/unrefined receiver clock. Therefore, the receiver's definition of a bit period is imprecise and the setting of this field should take this imprecision into account. The LIN standard also accounts for this imprecision: a LIN start bit followed by 8 data bits allows for up to 9 consecutive '0' bit periods during regular transmission, whereas the LIN break detection should be at least 13 consecutive '0' bit periods. This provides for a margin of 4 bit periods. Therefore, the default value of this field is set to 10, representing a minimal break field with of 10+1 = 11 bit periods; a value in between the 9 consecutive bit periods of a regular transmission and the 13 consecutive bit periods of a break field. This provides for slight imprecisions of the receiver clock wrt. the transmitter clock. There should not be a need to program this field to any value other than its default value.



13	SKIP_START	Only applicable in standard UART submode. When '1', the receiver skips start bit detection for the first received data frame. Instead, it synchronizes on the first received data frame bit, which should be a '1'. This functionality is intended for wake up from DeepSleep when receiving a data frame. The transition from idle ('1') to START ('0') on the RX line is used to wake up the CPU. The transition detection (and the associated wake up functionality) is performed by the GPIO2 IP. The woken up CPU will enable the SCB's UART receiver functionality. Once enabled, it is assumed that the START bit is ongoing (the CPU wakeup and SCB enable time should be less than the START bit period). The SCB will synchronize to a '0' to '1' transition, which indicates the first data frame bit is received (first data frame bit should be '1'). After synchronization to the first data frame bit, the SCB will resume normal UART functionality: subsequent data frames will be synchronized on the receipt of a START bit. Default Value: 0
12	LIN_MODE	Only applicable in standard UART submode. When '1', the receiver performs break detection and baud rate detection on the incoming data. First, break detection counts the amount of bit periods that have a line value of '0'. BREAK_WIDTH specifies the minum required amount of bit periods. Successful break detection sets the INTR_RX.BREAK_DETECT interrupt cause to '1'. Second, baud rate detection counts the amount of peripheral clock periods that are use to receive the synchronization byte (0x55; least significant bit first). The count is available through UART_RX_STATUS.BR_COUNTER. Successful baud rate detection sets the INTR_RX.BAUD_DETECT interrupt cause to '1' (BR_COUNTER is reliable). This functionality is used to synchronize/refine the receiver clock to the transmitter clock. The receiver software can use the BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte. Default Value: 0
10	MP_MODE	Multi-processor mode. When '1', multi-processor mode is enabled. In this mode, RX_CTRL.DATA_WIDTH should indicate a 9-bit data frame. In multi-processor mode, the 9th received bit of a data frame seperates addresses (bit is '1') from data (bit is '0'). A received address is matched with RX_MATCH.DATA and RX_MATCH.MASK. In the case of a match, subsequent received data are sent to the RX FIFO. In the case of NO match, subsequent received data are dropped. Default Value: 0
9	DROP_ON_FRAME_ERR OR	Behaviour when an error is detected in a start or stop period. When '0', received data is sent to the RX FIFO. When '1', received data is dropped and lost. Default Value: 0
8	DROP_ON_PARITY_ERR OR	Behaviour when a parity check fails. When '0', received data is sent to the RX FIFO. When '1', received data is dropped and lost. Only applicable in standard UART and SmartCard submodes (negatively acknowledged SmartCard data frames may be dropped with this field). Default Value: 0
6	POLARITY	Inverts incoming RX line signal. Inversion is after local loopback. This functionality is intended for IrDA receiver functionality. Default Value: 0
5	PARITY_ENABLED	Parity checking enabled ('1') or not ('0'). Only applicable in standard UART submode. In Smart-Card submode, parity checking is always enabled through hardware. In IrDA submode, parity checking is always disabled through hardware. Default Value: 0
4	PARITY	Parity bit. When '0', the receiver expects an even parity. When '1', the receiver expects an odd parity. Only applicable in standard UART and SmartCard submodes. Default Value: 0



2:0 STOP_BITS

Stop bits. STOP_BITS + 1 is the duration of the stop period in terms of halve bit periods. Valid range is [1, 7]; i.e. a stop period should last at least one bit period. If STOP_BITS is '1', stop bits error detection is NOT performed. If STOP_BITS is in [2, 7], stop bits error detection is performed and the associated interrupt cause INTR_RX.FRAME_ERROR is set to '1' if an error is detected. In other words, the receiver supports data frames with a 1 bit period stop bit sequence, but requires at least 1.5 bit period stop bit sequences to detect errors. This limitation is due to possible transmitter and receiver clock skew that prevents the design from doing reliable stop bit detection for short (1 bit bit period) stop bit sequences. Note that in case of a stop bits error, the successive data frames may get lost as the receiver needs to resynchronize its start bit detection. The amount of lost data frames depends on both the amount of stop bits, the idle ('1') time between data frames and the data frame value.



14.1.8 SCB0_UART_RX_STATUS

UART receiver status register.

Address: 0x4008004C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access		W									
Name				BR_COU	NTER [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		No	one				R				
HW Access		No	one			,	W				
Name		None	[15:12]		BR_COUNTER [11:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	one						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits Name Description

11:0 BR_COUNTER

Amount of peripheral clock periods that constitute the transmission of a 0x55 data frame (sent least signficant bit first) as determined by the receiver. BR_COUNTER / 8 is the amount of peripheral clock periods that constitute a bit period. This field has valid data when INTR_RX.BAUD_DETECT is set to '1'.



14.1.9 SCB0_UART_FLOW_CTRL

UART flow control register

Address: 0x40080050 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None RW							
HW Access		No	one				R	
Name		None	e [7:4]			TRIGGER	_LEVEL [3:0]	
Bits	15	14	13	12	11	8		
SW Access				No	ne	'		
HW Access				No	one			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				None		<u>'</u>		RW
HW Access				None				R
Name				None [23:17]				RTS_POL RITY
Bits	31	30	29	28	27	26	25	24
SW Access			No	one		1	RW	RW
HW Access			No	one			R	R
Name			None	[31:26]			CTS_ENAB LED	CTS_POL RITY

Bits	Name	Description
25	CTS_ENABLED	Enable use of CTS input signal by the UART transmitter: '0': Disabled. The UART transmitter ignores the CTS input signal and transmits when a data frame is available for transmission in the TX FIFO or the TX shift register. '1': Enabled. The UART transmitter uses CTS input signal to qualify the transmission of data. It transmits when CTS input signal is active and a data frame is available for transmission in the TX FIFO or the TX shift register.
		If UART_CTRL.LOOPBACK is '1', the CTS input signal is driven by the RTS output signal locally in SCB (both signals are subjected to signal polarity changes are indicated by RTS_POLARITY and CTS_POLARITY). Default Value: 0
24	CTS_POLARITY	Polarity of the CTS input signal '0': CTS is active low; '1': CTS is active high; Default Value: 0



16 RTS_POLARITY Polarity of the RTS output signal:

'0': RTS is active low; '1': RTS is active high;

During SCB reset (Hibernate system power mode), RTS output signal is '1'. This represents an

inactive state assuming an active low polarity.

Default Value: 0

3:0 TRIGGER_LEVEL Trigger level. When the receiver FIFO has less entries than the amount of this field, a Ready To

Send (RTS) output signal is activated. By setting this field to "0", flow control is effectively dis-

abled (may be useful for debug purposes).



14.1.10 SCB0_I2C_CTRL

I2C control register.
Address: 0x40080060
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		R	W		RW				
HW Access		F	₹			- 1	R		
Name		LOW_PHAS	E_OVS [7:4]			HIGH_PHAS	SE_OVS [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access	RW	RW	RW	RW	RW	None	RW	RW	
HW Access	R	R	R	R	R	None	R	R	
Name	S_NOT_RE ADY_DATA _NACK	S_NOT_RE ADY_ADDR _NACK	S_READY_ DATA_ACK	S_READY_ ADDR_ACK	S_GENERA L_IGNORE	None	M_NOT_RE ADY_DATA _NACK	M_READY_ DATA_ACK	
Bits	23	22	21	20	19	18	17	16	
SW Access				None				RW	
HW Access				None				R	
Name				None [23:17]				LOOPBACK	
Bits	31	30	29	28	27	26	25	24	
SW Access	RW	RW RW None							
HW Access	R	R	None						
Name	MASTER_ MODE	SLAVE_MO DE			None [29:24]			

Bits	Name	Description
31	MASTER_MODE	Master mode enabled ('1') or not ('0'). Note that both master and slave modes can be enabled at the same time. This allows the IP to address itself. Default Value: 0
30	SLAVE_MODE	Slave mode enabled ('1') or not ('0'). Default Value: 0
16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only applicable in master/slave mode. When '0', no loopback When '1', loopback is enabled internally in the peripheral, and as a result unaffected by other I2C devices. This allows a SCB I2C peripheral to address itself. Default Value: 0



15	S_NOT_READY_DATA_N ACK	Only used when: - non EZ mode Functionality is as follows: - 1: a received data element byte the slave is immediately NACK'd when the receiver FIFO is full 0: clock stretching is performed (till the receiver FIFO is no longer full). Default Value: 1
14	S_NOT_READY_ADDR_ NACK	This field is used during an address match or general call address in internally clocked mode Only used when: - EC_AM_MODE is '0', EC_OP_MODE is '0', S_GENERAL_IGNORE is '0] and non EZ mode. Functionality is as follows: - 1: a received (matching) slave address is immediately NACK'd when the receiver FIFO is full 0: clock stretching is performed (till the receiver FIFO is no longer full).
		For externally clocked logic (EC_AM is '1') on an address match or general call address (and S_GENERAL_IGNORE is '0'). Only used when (NOT used when EC_AM is '1' and EC_OP is '1' and address match and EZ mode): - EC_AM is '1' and EC_OP is '0'. - EC_AM is '1' and general call address match. - EC_AM is '1' and non EZ mode. Functionality is as follows: - 1: a received (matching or general) slave address is always immediately NACK'd. There are two possibilities: 1). the SCB clock is available (in Active system power mode) and it handles the rest of the current transfer. In this case the I2C master will not observe the NACK. 2).SCB clock is not present (in DeepSleep system power mode). In this case the I2C master will observe the NACK and may retry the transfer in the future (which gives the internally clocked logic the time to wake up from DeepSleep system power mode). - 0: clock stretching is performed (till the SCB clock is available). The logic will handle the ongoing transfer as soon as the clock is enabled. Default Value: 1
13	S_READY_DATA_ACK	When '1', a received data element by the slave is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'. Default Value: 1
12	S_READY_ADDR_ACK	When '1', a received (matching) slave address is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'. Default Value: 1
11	S_GENERAL_IGNORE	When '1', a received general call slave address is immediately NACK'd (no ACK or clock stretching) and treated as a non matching slave address. This is useful for slaves that do not need any data supplied within the general call structure. Default Value: 1
9	M_NOT_READY_DATA_ NACK	When '1', a received data element byte the master is immediately NACK'd when the receiver FIFO is full. When '0', clock stretching is used instead (till the receiver FIFO is no longer full). Default Value: 1
8	M_READY_DATA_ACK	When '1', a received data element by the master is immediately ACK'd when the receiver FIFO is not full. Default Value: 1



7:4 LOW_PHASE_OVS

Serial I2C interface low phase oversampling factor. LOW_PHASE_OVS + 1 SCB clock periods constitute the low phase of a bit period. The valid range is [7, 15] with input signal median filtering and [6, 15] without input signal median filtering.

The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the SCB clock wrt. the regular (no stretching) interface (IF) low time to guarantee functionally correct behavior. With input signal median filtering, the IF low time should be >= 8 SCB clock cycles and <= 16 IP clock cycles. Without input signal median filtering, the IF low time should be >= 7 SCB clock cycles and <= 16 SCB clock cycles. Default Value: 8

3:0 HIGH_PHASE_OVS

Serial I2C interface high phase oversampling factor. HIGH_PHASE_OVS + 1 SCB clock periods constitute the high phase of a bit period. The valid range is [5, 15] with input signal median filtering and [4, 15] without input signal median filtering.

The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the SCB clock wrt. the regular interface (IF) high time to guarantee functional correct behavior. With input signal median filtering, the IF high time should be >= 6 SCB clock cycles and <= 16 SCB clock cycles. Without input signal median filtering, the IF high time should be >= 5 SCB clock cycles and <= 16 SCB clock cycles.

Default Value: 8



14.1.11 SCB0_I2C_STATUS

I2C status register.
Address: 0x40080064
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		R	R	No	ne	R	R
HW Access	No	ne	W	W	No	one	W	W
Name	None [7:6]		M_READ	S_READ	None	; [3:2]	I2C_EC_BU SY	BUS_BUSY
Bits	15	14	13	12	11	11 10		8
SW Access				F	2			
HW Access				V	V			
Name				CURR_EZ_	ADDR [15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				V	V			
Name				BASE_EZ_A	DDR [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access				No	ne			
Name				None [[31:24]			

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	I2C slave base EZ address. Address as provided by an I2C write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	I2C slave current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when I2C_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
5	M_READ	I2C master read transfer ('1') or I2C master write transfer ('0'). When the I2C master is inactive/idle or transmitting START, REPEATED START, STOP or an address, this field is '0". Default Value: 0
4	S_READ	I2C slave read transfer ('1') or I2C slave write transfer ('0'). When the I2C slave is inactive/idle or receiving START, REPEATED START, STOP or an address, this field is '0". Default Value: 0



1 I2C_EC_BUSY Inidicates whether the externally clocked logic is potentially accessing the EZ memory and/or up-

dating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by

SW to determine whether BASE_ADDR and CURR_ADDR are reliable.

Default Value: Undefined

0 BUS_BUSY I2C bus is busy. The bus is considered busy ('1'), from the time a START is detected or from the

time the SCL line is '0'. The bus is considered idle ('0'), from the time a STOP is detected. If SCB block is disabled, BUS_BUSY is '0'. After enabling the block, it takes time for the BUS_BUSY to detect a busy bus. This time is the maximum high time of the SCL line. For a 100 kHz interface

frequency, this maximum high time may last roughly 5 us (half a bit period).

For single master systems, BUS_BUSY does not have to be used to detect an idle bus before a

master starts a transfer using I2C_M_CMD.M_START (no bus collisions).

For multi-master systems, BUS_BUSY can be used to detect an idle bus before a master starts a transfer using I2C_M_CMD.M_START_ON_IDLE (to prevent bus collisions).



14.1.12 SCB0_I2C_M_CMD

I2C master command register.

Address: 0x40080068
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None		RW	RW	RW	RW	RW
HW Access		None		RW1C	RW1C	RW1C	RW1C	RW1C
Name		None [7:5]		M_STOP	M_NACK	M_ACK	M_START_ ON_IDLE	M_START
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access				No	one			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
4	M_STOP	When '1', attempt to transmit a STOP. When this action is performed, the hardware sets this field to '0'. This command has a higher priority than I2C_M_CMD.M_START: in situations where both a STOP and a REPEATED START could be transmitted, M_STOP takes precedence over M_START. Default Value: 0
3	M_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
2	M_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
1	M_START_ON_IDLE	When '1', transmit a START as soon as the bus is idle (I2C_STATUS.BUS_BUSY is '0', note that BUSY has a default value of '0'). For bus idle detection the hardware relies on STOP detection. As a result, bus idle detection is only functional after at least one I2C bus transfer has been detected on the bus (default/reset value of BUSY is '0'). A START is only transmitted when the master state machine is in the default state. When this action is performed, the hardware sets this field to '0'. Default Value: 0



0 M_START

When '1', transmit a START or REPEATED START. Whether a START or REPEATED START is transmitted depends on the state of the master state machine. A START is only transmitted when the master state machine is in the default state. A REPEATED START is transmitted when the master state machine is not in the default state, but is working on an ongoing transaction. The REPEATED START can only be transmitted after a NACK or ACK has been received for a transmitted data element or after a NACK has been transmitted for a received data element. When this action is performed, the hardware sets this field to '0'. Default Value: 0



14.1.13 SCB0_I2C_S_CMD

I2C slave command register.

Address: 0x4008006C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW	RW					
HW Access			No	ne			RW1C	RW1C
Name			None	[7:2]			S_NACK	S_ACK
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access				No	ne			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access				No	ne			
Name				None	[31:24]			

Bits	Name	Description
1	S_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). This command has a higher priority than I2C_S_CMD.S_ACK, I2C_CTRL.S_READY_ADDR_ACK or I2C_CTRL.S_READY_DATA_ACK. Default Value: 0
0	S_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). Default Value: 0



14.1.14 SCB0_I2C_CFG

I2C configuration register.
Address: 0x40080070
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None		RW	None		RW	
HW Access		None		R	No	ne	F	२
Name		None [7:5]		SDA_IN_FI LT_SEL	None	[3:2]	SDA_IN_FIL	T_TRIM [1:0]
Bits	15	14	13	12	11	10	9	8
SW Access		None		RW	No	ne	R	W
HW Access		None		R	No	ne	R	
Name		None [15:13]		SCL_IN_FIL T_SEL	None [11:10]		SCL_IN_FILT_TRIM [9:8]	
Bits	23	22	21	20	19	18	17	16
SW Access	No	ne	RW		RW		RW	
HW Access	No	ne	F	R R		?	R	
Name	None [23:22]			FILT2_TRIM :20]	SDA_OUT_ [19:		SDA_OUT_ [17	FILTO_TRIM :16]
Bits	31	30	29	28	27	26	25	24
SW Access	None		R	W	None			
HW Access	None		R		None			
Name	None	[31:30]	SDA_OUT_FILT_SEL [29:28]		None [27:24]			

Bits	Name	Description
29 : 28	SDA_OUT_FILT_SEL	Selection of cumulative filter delay on SDA output to meet tHD_DAT parameter "0": 0 ns. "1": 50 ns (filter 0 enabled). "2": 100 ns (filters 0 and 1 enabled). "3": 150 ns (filters 0, 1 and 2 enabled). Default Value: 0
21 : 20	SDA_OUT_FILT2_TRIM	Trim settings for the 50ns delay filter on SDA output used to gurantee tHD_DAT I2C parameter. Default setting meets the I2C spec. Programmability available if required Default Value: 2
19 : 18	SDA_OUT_FILT1_TRIM	Trim settings for the 50ns delay filter on SDA output used to gurantee tHD_DAT I2C parameter. Default setting meets the I2C spec. Programmability available if required Default Value: 2
17 : 16	SDA_OUT_FILT0_TRIM	Trim settings for the 50ns delay filter on SDA output used to gurantee tHD_DAT I2C parameter. Default setting meets the I2C spec. Programmability available if required Default Value: 2



12	SCL_IN_FILT_SEL	Enable for 50ns glitch filter on SCL input '0': 0 ns. '1: 50 ns (filter enabled). Default Value: 1
9:8	SCL_IN_FILT_TRIM	Trim settings for the 50ns glitch filter on the SDA input. Default setting meets the I2C glitch rejections specs. Programmability available if required Default Value: 0
4	SDA_IN_FILT_SEL	Enable for 50ns glitch filter on SDA input '0': 0 ns. '1: 50 ns (filter enabled). Default Value: 1
1:0	SDA_IN_FILT_TRIM	Trim settings for the 50ns glitch filter on the SDA input. Default setting meets the I2C glitch rejections specs. Programmability available if required Default Value: 3



14.1.15 SCB0_TX_CTRL

Transmitter control register.

Address: 0x40080200 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one			RW			
HW Access		No	one			R			
Name	None [7:4]				DATA_WIDTH [3:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		None						RW	
HW Access		None						R	
Name	None [15:9]						MSB_FIRS T		
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3:0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the amount of bits in a transmitted data frame. This number does not include start, parity and stop bits. For UART mode, the valid range is [3, 8]. For SPI, the valid range is [3, 15]. For I2C the only valid value is 7. Default Value: 7



14.1.16 SCB0_TX_FIFO_CTRL

Transmitter FIFO control register.

Address: 0x40080204 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one			RW			
HW Access		No	one		R				
Name		None [7:4]				TRIGGER_	LEVEL [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access			No	ne			RW	RW	
HW Access			No	ne			R	R	
Name	None [23:18] FREEZE CLE						CLEAR		
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne	-			
HW Access		None							
Name		None [31:24]							

Bits	Name	Description
17	FREEZE	When '1', hardware reads from the transmitter FIFO do not remove FIFO entries. Freeze will not advance the TX FIFO read pointer. Default Value: 0
16	CLEAR	When '1', the transmitter FIFO and transmitter shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3:0	TRIGGER_LEVEL	Trigger level. When the transmitter FIFO has less entries than the number of this field, a transmitter trigger event is generated. Default Value: 0



14.1.17 SCB0_TX_FIFO_STATUS

Transmitter FIFO status register.

Address: 0x40080208 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None			R				
HW Access	Ï	None				W			
Name		None [7:5]			USED [4:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access	R				None				
HW Access	W		None						
Name	SR_VALID					None [14:8]			
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne		R				
HW Access		No	one		W				
Name		None	[23:20]	RD_PTR [19:16]					
Bits	31	30	29	28	27	26	25	24	
SW Access	ii ii	No	ne		R				
HW Access	1	No	one	W					
Name		None [31:28]			WR_PTR [27:24]				

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read by the hardware. Default Value: 0
15	SR_VALID	Indicates whether the TX shift registers holds a valid data frame ('1') or not ('0'). The shift register can be considered the top of the TX FIFO (the data frame is not included in the USED field of the TX FIFO). The shift register is a working register and holds the data frame that is currently transmitted (when the protocol state machine is transmitting a data frame) or the data frame that is transmitted next (when the protocol state machine is not transmitting a data frame). Default Value: 0
4:0	USED	Amount of enties in the transmitter FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0



14.1.18 SCB0_TX_FIFO_WR

Transmitter FIFO write register.

Address: 0x40080240
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				V	V			
HW Access				F	?			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		W						
HW Access		R						
Name	DATA [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
------	------	-------------

15 : 0 DATA

Data frame written into the transmitter FIFO. Behavior is similar to that of a PUSH operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.

A write to a full TX FIFO sets INTR_TX.OVERFLOW to '1'. Default Value: 0



14.1.19 SCB0_RX_CTRL

Receiver control register.
Address: 0x40080300
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one			RW		
HW Access		No	one				R	
Name		None	∋ [7:4]			DATA_W	IDTH [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access		None						RW
HW Access	None						R	R
Name	None [15:10] MEDIAN M						MSB_FIRS	
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
9	MEDIAN	Median filter. When '1', a digital 3 taps median filter is performed on input interface lines. This filter should reduce the susceptability to errors. However, its requires higher oversampling values. For UART IrDA submode, this field should always be '1'. Default Value: 0
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3:0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the expected amount of bits in received data frame. This number does not include start, parity and stop bits. For UART mode, the valid range is [3, 8]. For SPI, the valid range is [3, 15]. For I2C the only valid value is 7. In EZ mode (for both SPI and I2C), the only valid value is 7. Default Value: 7



14.1.20 SCB0_RX_FIFO_CTRL

Receiver FIFO control register.

Address: 0x40080304 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one		RW			
HW Access		No	one				R	
Name		None	e [7:4]			TRIGGER_	LEVEL [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access			No	one			RW	RW
HW Access			No	one			R	R
Name			None	[23:18]			FREEZE	CLEAR
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
17	FREEZE	When '1', hardware writes to the receiver FIFO have no effect. Freeze will not advance the RX FIFO write pointer. Default Value: 0
16	CLEAR	When '1', the receiver FIFO and receiver shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3:0	TRIGGER_LEVEL	Trigger level. When the receiver FIFO has more entries than the number of this field, a receiver trigger event is generated. Default Value: 0



14.1.21 SCB0_RX_FIFO_STATUS

Receiver FIFO status register.

Address: 0x40080308 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None			R				
HW Access	Ï	None				W			
Name		None [7:5]				USED [4:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	R				None				
HW Access	W				None				
Name	SR_VALID	SR_VALID			SR_VALID None [14:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne		R				
HW Access		No	one		W				
Name		None	[23:20]			RD_PTF	R [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access	ii ii	None				R			
HW Access	1	None			W				
Name		None I	[31:28]		WR_PTR [27:24]				

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written by the hardware. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read. Default Value: 0
15	SR_VALID	Indicates whether the RX shift registers holds a (partial) valid data frame ('1') or not ('0'). The shift register can be considered the bottom of the RX FIFO (the data frame is not included in the USED field of the RX FIFO). The shift register is a working register and holds the data frame that is currently being received (when the protocol state machine is receiving a data frame). Default Value: 0
4:0	USED	Amount of enties in the receiver FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0



14.1.22 SCB0_RX_MATCH

Slave address and mask register.

Address: 0x40080310 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				ADDF	R [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				MASK	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	31:241			

Bits	Name	Description
23 : 16	MASK	Slave device address mask. This field is a mask that specifies which of the slave address bits take part in the matching. MATCH = ((ADDR & MASK) == ("slave address" & MASK)). Default Value: 0
7:0	ADDR	Slave device address.

In UART multi-processor mode, all 8 bits are used.

In I2C slave mode, only bits 7 down to 1 are used. This reflects the organization of the first transmitted byte in a I2C transfer: the first 7 bits represent the address of the addressed slave, and the last 1 bit is a read/write indicator ('0': write, '1': read).



14.1.23 SCB0_RX_FIFO_RD

Receiver FIFO read register.

Address: 0x40080340 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				V	V			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access	W							
Name	DATA [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name				None [31:241			

Bits	Name	Description
------	------	-------------

15:0 DATA

Data read from the receiver FIFO. Reading a data frame will remove the data frame from the FIFO; i.e. behavior is similar to that of a POP operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.

A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'.

When this register is read through the debugger, the data frame will not be removed from the FIFO. Similar in operation to RX_FIFO_RD_SILENT



14.1.24 SCB0_RX_FIFO_RD_SILENT

Receiver FIFO read register.

Address: 0x40080344
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				V	V			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access	W							
Name	DATA [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name				None [31:241			

Bits	Name	Description
------	------	-------------

15 : 0 DATA

Data read from the receiver FIFO. Reading a data frame will NOT remove the data frame from the FIFO; i.e. behavior is similar to that of a PEEK operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.

A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'.



14.1.25 SCB0_EZ_DATA0

Memory buffer registers.
Address: 0x40080400
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.26 SCB0_EZ_DATA1

Memory buffer registers.
Address: 0x40080404
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.27 SCB0_EZ_DATA2

Memory buffer registers.
Address: 0x40080408
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	ne					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.28 SCB0_EZ_DATA3

Memory buffer registers.
Address: 0x4008040C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	ne					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.29 SCB0_EZ_DATA4

Memory buffer registers.
Address: 0x40080410
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.30 SCB0_EZ_DATA5

Memory buffer registers.
Address: 0x40080414
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	N					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access			'	No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.31 SCB0_EZ_DATA6

Memory buffer registers.
Address: 0x40080418
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access				No	ne						
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	11 30 29 28 27 26 25 24									
SW Access		None									
HW Access				No	ne						
Name				None [31:241						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.32 SCB0_EZ_DATA7

Memory buffer registers.
Address: 0x4008041C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.33 SCB0_EZ_DATA8

Memory buffer registers.
Address: 0x40080420
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.34 SCB0_EZ_DATA9

Memory buffer registers.
Address: 0x40080424
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.35 SCB0_EZ_DATA10

Memory buffer registers.
Address: 0x40080428
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.36 SCB0_EZ_DATA11

Memory buffer registers.
Address: 0x4008042C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.37 SCB0_EZ_DATA12

Memory buffer registers.
Address: 0x40080430
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.38 SCB0_EZ_DATA13

Memory buffer registers.
Address: 0x40080434
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.39 SCB0_EZ_DATA14

Memory buffer registers.
Address: 0x40080438
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.40 SCB0_EZ_DATA15

Memory buffer registers.
Address: 0x4008043C
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		None									
HW Access				No	ne						
Name				None [31:241						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.41 SCB0_EZ_DATA16

Memory buffer registers.
Address: 0x40080440
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		None									
HW Access				No	ne						
Name				None [31:241						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.42 SCB0_EZ_DATA17

Memory buffer registers.
Address: 0x40080444
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.43 SCB0_EZ_DATA18

Memory buffer registers.
Address: 0x40080448
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.44 SCB0_EZ_DATA19

Memory buffer registers.
Address: 0x4008044C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.45 SCB0_EZ_DATA20

Memory buffer registers.
Address: 0x40080450
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.46 SCB0_EZ_DATA21

Memory buffer registers.
Address: 0x40080454
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.47 SCB0_EZ_DATA22

Memory buffer registers.
Address: 0x40080458
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R\	N					
HW Access				R	N					
Name				EZ_DA	ΓA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access		None								
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.48 SCB0_EZ_DATA23

Memory buffer registers.
Address: 0x4008045C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne	'				
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	ne					
Name				None [31.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.49 SCB0_EZ_DATA24

Memory buffer registers.
Address: 0x40080460
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.50 SCB0_EZ_DATA25

Memory buffer registers.
Address: 0x40080464
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.51 SCB0_EZ_DATA26

Memory buffer registers.
Address: 0x40080468
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.52 SCB0_EZ_DATA27

Memory buffer registers.
Address: 0x4008046C
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.53 SCB0_EZ_DATA28

Memory buffer registers.
Address: 0x40080470
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.54 SCB0_EZ_DATA29

Memory buffer registers.
Address: 0x40080474
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.55 SCB0_EZ_DATA30

Memory buffer registers.
Address: 0x40080478
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.56 SCB0_EZ_DATA31

Memory buffer registers.
Address: 0x4008047C
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.57 SCB0_INTR_CAUSE

Active clocked interrupt signal register

Address: 0x40080E00 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	No	ne	R	R	R	R	R	R			
HW Access	No	one	W	W	W	W	W	W			
Name	None	e [7:6]	SPI_EC	I2C_EC	RX	TX	S	М			
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name		None [31:24]									

Bits	Name	Description
5	SPI_EC	Externally clocked SPI interrupt active ("interrupt_spi_ec"): INTR_SPI_EC_MASKED != 0. Default Value: 0
4	I2C_EC	Externally clock I2C interrupt active ("interrupt_i2c_ec"): INTR_I2C_EC_MASKED != 0. Default Value: 0
3	RX	Receiver interrupt active ("interrupt_rx"): INTR_RX_MASKED != 0. Default Value: 0
2	TX	Transmitter interrupt active ("interrupt_tx"): INTR_TX_MASKED != 0. Default Value: 0
1	S	Slave interrupt active ("interrupt_slave"): INTR_S_MASKED != 0. Default Value: 0
0	М	Master interrupt active ("interrupt_master"): INTR_M_MASKED != 0. Default Value: 0



14.1.58 SCB0_INTR_I2C_EC

Externally clocked I2C interrupt request register

Address: 0x40080E80 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		No	one		RW1C	RW1C	RW1C	RW1C			
HW Access		No	one		А	А	А	А			
Name		None	e [7:4]		EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP			
Bits	15	14	13	12	11	10	9	8			
SW Access				No	one						
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	one						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits	Name	Description
3	EZ_READ_STOP	STOP detection after a read transfer occurred. Activated on the end of a read transfer (I2C STOP). This event is an indication that a buffer memory location has been read from.
		Only available for a slave request with an address match, in EZ and CMD_RESP modes, when CTRL.EC_OP_MODE is '1'. Default Value: 0
2	EZ_WRITE_STOP	STOP detection after a write transfer occurred. Activated on the end of a write transfer (I2C STOP). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.
		Only available for a slave request with an address match, in EZ and CMD_RESP modes, when CTRL.EC_OP_MODE is '1'. Default Value: 0
1	EZ_STOP	STOP detection. Activated on the end of a every transfer (I2C STOP).
		Only available for a slave request with an address match, in EZ and CMD_RESP modes, when CTRL.EC_OP_MODE is '1'. Default Value: 0



(continued)

0 WAKE_UP Wake up request. Active on incoming slave request (with address match).

Only used when CTRL.EC_AM_MODE is '1'. Default Value: 0



14.1.59 SCB0_INTR_I2C_EC_MASK

Externally clocked I2C interrupt mask register

Address: 0x40080E88
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		No	ne		RW	RW	RW	RW			
HW Access		No	one		R	R	R	R			
Name		None	e [7:4]		EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP			
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	one						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		None									
HW Access				No	one						
Name				None	[31:24]						

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0



14.1.60 SCB0_INTR_I2C_EC_MASKED

Externally clocked I2C interrupt masked register

Address: 0x40080E8C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				R	R	R	R
HW Access		None				W	W	W
Name	None [7:4]				EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0



14.1.61 SCB0_INTR_SPI_EC

Externally clocked SPI interrupt request register

Address: 0x40080EC0 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one		RW1C	RW1C	RW1C	RW1C
HW Access		No	one		А	А	А	А
Name		None [7:4]				EZ_WRITE _STOP	EZ_STOP	WAKE_UP
Bits	15	15 14 13 12				10	9	8
SW Access				No	one			
HW Access				No	one			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
3	EZ_READ_STOP	STOP detection after a read transfer occurred. Activated on the end of a read transfer (SPI deselection). This event is an indication that a buffer memory location has been read from.
		Only used in EZ and CMD_RESP modes and when CTRL.EC_OP_MODE is '1'. Default Value: 0
2	EZ_WRITE_STOP	STOP detection after a write transfer occurred. Activated on the end of a write transfer (SPI deselection). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.
		Only used in EZ and CMD_RESP modes and when CTRL.EC_OP_MODE is '1'. Default Value: 0
1	EZ_STOP	STOP detection. Activated on the end of a every transfer (SPI deselection).
		Only available in EZ and CMD_RESP mode and when CTRL.EC_OP_MODE is '1'. Default Value: 0



0 WAKE_UP Wake up request. Active on incoming slave request when externally clocked selection is '1'.

Only used when CTRL.EC_AM_MODE is '1'. Default Value: 0



14.1.62 SCB0_INTR_SPI_EC_MASK

Externally clocked SPI interrupt mask register

Address: 0x40080EC8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	ne		RW	RW	RW	RW
HW Access		No	one		R	R	R	R
Name		None [7:4]			EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP
Bits	15	15 14 13 12				10	9	8
SW Access				No	ne			
HW Access				No	one			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0



14.1.63 SCB0_INTR_SPI_EC_MASKED

Externally clocked SPI interrupt masked register

Address: 0x40080ECC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	ne		R	R	R	R
HW Access		No	one		W	W	W	W
Name		None [7:4]				EZ_WRITE _STOP	EZ_STOP	WAKE_UP
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access				No	one			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0



14.1.64 SCB0_INTR_M

Master interrupt request register.

Address: 0x40080F00 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1C	None	RW1C	RW1C	RW1C
HW Access		None		RW1S	None	RW1S	RW1S	RW1S
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	15 14 13			11	10	9	8
SW Access			No	one			RW1C	RW1C
HW Access			No	one			RW1S	RW1S
Name	None [15:10] SPI_DO				SPI_DONE	I2C_BUS_E RROR		
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
9	SPI_DONE	SPI master transfer done event: all data frames in the transmit FIFO are sent and the transmit FIFO is empty. Default Value: 0
8	I2C_BUS_ERROR	I2C master bus error (unexpected detection of START or STOP condition). Default Value: 0
4	I2C_STOP	I2C master STOP. Set to '1', when the master has transmitted a STOP. Default Value: 0
2	I2C_ACK	I2C master acknowledgement. Set to '1', when the master receives a ACK (typically after the master transmitted the slave address or TX data). Default Value: 0
1	I2C_NACK	I2C master negative acknowledgement. Set to '1', when the master receives a NACK (typically after the master transmitted the slave address or TX data). Default Value: 0
0	I2C_ARB_LOST	I2C master lost arbitration: the value driven by the master on the SDA line is not the same as the value observed on the SDA line. Default Value: 0



14.1.65 SCB0_INTR_M_SET

Master interrupt set request register

Address: 0x40080F04
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1S	None	RW1S	RW1S	RW1S
HW Access		None		А	None	А	А	А
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access			No	one			RW1S	RW1S
HW Access			No	one			А	А
Name	None			[15:10]			SPI_DONE	I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access				No	ne			
Name				None	[31:24]			

Bits	Name	Description
9	SPI_DONE	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



14.1.66 SCB0_INTR_M_MASK

Master interrupt mask register.

Address: 0x40080F08 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None	RW	RW	RW
HW Access		None		R	None	R	R	R
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access			No	one			RW	RW
HW Access			No	one			R	R
Name	Non			[15:10]		SPI_DONE	I2C_BUS_E RROR	
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None [[31:24]			

Bits	Name	Description
9	SPI_DONE	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0



14.1.67 SCB0_INTR_M_MASKED

Master interrupt masked request register

Address: 0x40080F0C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R	None	R	R	R
HW Access		None		W	None	W	W	W
Name		None [7:5]		I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access			No	one			R	R
HW Access			No	one			W	W
Name		None [15:10]						I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access		None						
Name		None [23:16]						
Bits	31	31 30 29 28 27 26 25 24						
SW Access		None						
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
9	SPI_DONE	Logical and of corresponding request and mask bits. Default Value: 0
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0



14.1.68 SCB0_INTR_S

Slave interrupt request register.

Address: 0x40080F40
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access		No	ne		RW1C	RW1C	RW1C	RW1C
HW Access		No	ne		RW1S	RW1S	RW1S	RW1S
Name		None [15:12]				SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
11	SPI_BUS_ERROR	SPI slave deselected at an unexpected time in the SPI transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0
10	SPI_EZ_STOP	SPI slave deselected after any EZ SPI transfer occurred. Default Value: 0
9	SPI_EZ_WRITE_STOP	SPI slave deselected after a write EZ SPI transfer occurred. Default Value: 0
8	I2C_BUS_ERROR	I2C slave bus error (unexpected detection of START or STOP condition). This should not occur, it represents erroneous I2C bus behavior. In case of a bus error, the I2C slave state machine abort the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0



is '0'), this field is set when the event is detected. Default Value: 0 Default Value: 0 12C_ADDR_MATCH 12C slave matching address received. If CTRLADDR_ACCEPT, the received address matching (CTRLEC_AM_MODE is '1') and internally clocked operation (CTRLEC_OP_MODE is '0'), his field is set when the event is detected. Default Value: 0 12C_START 12C slave START received. Set to '1', when START or REPEATED START event is detected. In the case of externally clocked address matching (CTRLEC_AM_MODE is '1') AND clock stretching is performed (I2C_CTRLS_NOT_READY_ADDR_NACK is '0'), his field is NOT set. The Firmware should use INTR_S_EC_WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_SI2C_GENERAL. Default Value: 0 12C_STOP 12C_STOP event for I2C (read or write) transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfer separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfer separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfer separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfer separated by a RE-PEATED START event is included in this interrupt causes such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt causes such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt causes such that the I2C transfers separated by a RE-PEATED START can be distinguished and potentially	7	I2C_GENERAL	I2C slave general call address received. If CTRL.ADDR_ACCEPT, the received address 0x00 (including the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '10') and internally clocked operation (CTRL.EC_OP_MODE is '10').
the RW biti) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC.AM_MODE is '17) and internally clocked operation (CTRL.EC_OP_MODE is '07), this field is set when the event is detected. Default Value: 0 5			
In the case of externally clocked address matching (CTRL.EC.AM_MODE is '1') AND clock stretching is performed (I2C_CTRL.S_NOT_READY_ADDR_NACK is '0'), this field is NOT set. The Firmware should use INTR_S_EC_WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_S.I2C_GENERAL. Default Value: 0 12C_STOP	6	I2C_ADDR_MATCH	the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '0'), this field is set when the event is detected.
stretching is performed (IZC_CTRLS_NOT_READY_ADDR_NACK is '0'), this field is NOT set. The Firmware should use INTR_S_EC.WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_S.I2C_GENERAL. Default Value: 0 12C_STOP 2C_STOP 2C_STOP 2C_STOP 2C_STOP and this interrupt cause such that the IZC transfers separated by a RE-PEATED START event is included in this interrupt cause such that the IZC transfers separated by a RE-PEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second IZC transfer (after a REPEATED START) may be to a different slave address. The event is detected on any IZC transfer intended for this slave. Note that a IZC address intended for the slave (address is MacKid or NACKid. Default Value: 0 12C_WRITE_STOP 2C_STOP event for IZC write transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is included in this interrupt cause such that the IZC transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second IZC transfer (after a REPEATED START event is included in this interrupt cause such that the IZC transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that a IZC_write address intended for the slave (address is matching and a it is a write transfer) will result in a IZC_write address intended for the slave (address is matching and a it is a write transfer) will result in a IZC_write transfer that only communicates an IZC address and EZ address, will not result in this event being detected). Default Value: 0 1 IZC_ACK 12C slave seaknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 1 IZC_ARB_LOST 12C slave seaknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 1 IZC_ARB_LOST 12C slave seaknowledgement received. Se	5	I2C_START	I2C slave START received. Set to '1', when START or REPEATED START event is detected.
formed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the !2C transfers separated by a RE-PEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second !2C transfer (after a REPEATED START) may be to a different slave address. The event is detected on any !2C transfer intended for this slave. Note that a !2C address intended for the slave (address is ACK'd or NACK'd. Default Value: 0 12C STOP event for !2C write transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the !2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second !2C transfer (after a REPEATED START) may be to a different slave address. In non EZ mode, the event is detected on any !2C write transfer intended for this slave. Note that a !2C write address intended for the slave (address is matching and a it is a write transfer) will result in a !2C_WRITE_STOP event independent of whether the !2C address is ACK'd or NACK'd. In EZ mode, the event is detected only on !2C write transfers that have EZ data written to the memory structure (an !2C write transfer that only communicates an !2C address and EZ address, will not result in this event being detected). Default Value: 0 1 I2C_ACK 12C slave acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 1 I2C_ARB_LOST 12C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the !2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this			stretching is performed (I2C_CTRL.S_NOT_READY_ADDR_NACK is '0'), this field is NOT set. The Firmware should use INTR_S_EC.WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_S.I2C_GENERAL.
ed for the slave (address is matching) will result in a I2C_STOP event independent of whether the I2C address is ACK'd or NACK'd. Default Value: 0 12C_WRITE_STOP 12C_STOP event for I2C write transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START event is detected on any I2C write transfer intended for this slave. Note that a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or NACK'd. In EZ mode, the event is detected only on I2C write transfers that have EZ data written to the memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected). Default Value: 0 12C_ACK 12C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data). Default Value: 0 12C_NACK 12C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 12C_ARB_LOST 12C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in	4	I2C_STOP	formed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note
Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second I2C transfer (after a REPEATED START) may be to a different slave address. In non EZ mode, the event is detected on any I2C write transfer intended for this slave. Note that a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or NACK'd. In EZ mode, the event is detected only on I2C write transfers that have EZ data written to the memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected). Default Value: 0 1 I2C_ACK I2C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data). Default Value: 0 1 I2C_NACK I2C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 1 I2C_ARB_LOST I2C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.			ed for the slave (address is matching) will result in a I2C_STOP event independent of whether the I2C address is ACK'd or NACK'd.
a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or NACK'd. In EZ mode, the event is detected only on I2C write transfers that have EZ data written to the memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected). Default Value: 0 12C_ACK I2C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data). Default Value: 0 I2C_NACK I2C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 I2C_ARB_LOST I2C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.	3	I2C_WRITE_STOP	Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second
memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected). Default Value: 0 12C_ACK 12C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data). Default Value: 0 12C_NACK 12C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 0 12C_ARB_LOST 12C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.			a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or
the slave transmitted TX data). Default Value: 0 1 I2C_NACK I2C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 0 I2C_ARB_LOST I2C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.			memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected).
ically after the slave transmitted TX data). Default Value: 0 12C_ARB_LOST 12C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.	2	I2C_ACK	the slave transmitted TX data).
on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.	1	I2C_NACK	ically after the slave transmitted TX data).
	0	I2C_ARB_LOST	on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.



14.1.69 SCB0_INTR_S_SET

Slave interrupt set request register.

Address: 0x40080F44
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	А	Α	Α	А	Α	А	А	Α
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access		No	ne		RW1S	RW1S	RW1S	RW1S
HW Access		No	ne		А	А	А	А
Name		None [15:12]				SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
11	SPI_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
10	SPI_EZ_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
9	SPI_EZ_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



14.1.70 SCB0_INTR_S_MASK

Slave interrupt mask register.

Address: 0x40080F48
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access		No	ne		RW	RW	RW	RW
HW Access	İ	No	ne		R	R	R	R
Name		None [15:12]				SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
11	SPI_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
10	SPI_EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	SPI_EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Mask bit for corresponding bit in interrupt request register. Default Value: 0



4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0



14.1.71 SCB0_INTR_S_MASKED

Slave interrupt masked request register

Address: 0x40080F4C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access		No	ne		R	R	R	R
HW Access		No	ne		W	W	W	W
Name		None [15:12]				SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
11	SPI_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
10	SPI_EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
9	SPI_EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	I2C_GENERAL	Logical and of corresponding request and mask bits. Default Value: 0
6	I2C_ADDR_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
5	I2C_START	Logical and of corresponding request and mask bits. Default Value: 0



4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
3	I2C_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0



14.1.72 SCB0_INTR_TX

Transmitter interrupt request register.

Address: 0x40080F80 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW1C	RW1C	RW1C	RW1C	No	one	RW1C	RW1C	
HW Access	RW1S	RW1S	RW1S	RW1S	No	one	RW1S	RW1S	
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None	e [3:2]	NOT_FULL	TRIGGER	
Bits	15	14	13	12	11	10	9	8	
SW Access			None			RW1C	RW1C	RW1C	
HW Access			None			RW1S	RW1S	RW1S	
Name			None [15:11]			UART_ARB _LOST	UART_DON E	UART_NAC K	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access			<u> </u>	No	ne	1	<u> </u>		
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
10	UART_ARB_LOST	UART lost arbitration: the value driven on the TX line is not the same as the value observed on the RX line. This condition event is usefull when transmitter and receiver share a TX/RX line. This is the case in LIN or SmartCard modes. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
9	UART_DONE	UART transmitter done event. This happens when the IP is done transferring all data in the TX FIFO; i.e. EMPTY is '1'. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
8	UART_NACK	UART transmitter received a negative acknowledgement in SmartCard mode. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
7	BLOCKED	SW cannot get access to the EZ memory (EZ data access), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'. Default Value: 0



6	UNDERFLOW	Attempt to read from an empty TX FIFO. This happens when SCB is ready to transfer data and EMPTY is '1'.
		Only used in FIFO mode. Default Value: 0
5	OVERFLOW	Attempt to write to a full TX FIFO.
		Only used in FIFO mode. Default Value: 0
4	EMPTY	TX FIFO is empty; i.e. it has 0 entries.
		Only used in FIFO mode. Default Value: 0
1	NOT_FULL	TX FIFO is not full. Dependent on CTRL.BYTE_MODE: BYTE_MODE is '0': # entries != FF_DATA_NR/2. BYTE_MODE is '1': # entries != FF_DATA_NR.
		Only used in FIFO mode. Default Value: 0
0	TRIGGER	Less entries in the TX FIFO than the value specified by TX_FIFO_CTRL.
		Only used in FIFO mode. Default Value: 0



14.1.73 SCB0_INTR_TX_SET

Transmitter interrupt set request register

Address: 0x40080F84
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW1S	RW1S	RW1S	RW1S	No	ne	RW1S	RW1S	
HW Access	А	А	А	А	No	ne	А	А	
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None	[3:2]	NOT_FULL	TRIGGER	
Bits	15	14	13	12	11	10	9	8	
SW Access		None RW1S RW1S RW1S							
HW Access			None			А	Α	А	
Name		None [15:11]					UART_DON E	UART_NAC K	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
10	UART_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
9	UART_DONE	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	UART_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



1 NOT_FULL Write with '1' to set corresponding bit in interrupt request register.

Default Value: 0

0 TRIGGER Write with '1' to set corresponding bit in interrupt request register.



14.1.74 SCB0_INTR_TX_MASK

Transmitter interrupt mask register.

Address: 0x40080F88 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW	RW	RW	RW	No	ne	RW	RW	
HW Access	R	R	R	R	No	ne	R	R	
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None	: [3:2]	NOT_FULL	TRIGGER	
Bits	15	14	13	12	11	10	9	8	
SW Access		None RW RW RW							
HW Access			None			R	R	R	
Name		None [15:11]					UART_DON E	UART_NAC K	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
10	UART_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	UART_DONE	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	UART_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0



1 NOT_FULL Mask bit for corresponding bit in interrupt request register.

Default Value: 0

0 TRIGGER Mask bit for corresponding bit in interrupt request register.



14.1.75 SCB0_INTR_TX_MASKED

Transmitter interrupt masked request register

Address: 0x40080F8C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	R	R	R	No	ne	R	R	
HW Access	W	W	W	W	No	ne	W	W	
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None	: [3:2]	NOT_FULL	TRIGGER	
Bits	15	14	13	12	11	10	9	8	
SW Access		None R R						R	
HW Access			None			W	W	W	
Name		None [15:11]					UART_DON E	UART_NAC K	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access		None							
Name				None [[31:24]				

Bits	Name	Description
10	UART_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0
9	UART_DONE	Logical and of corresponding request and mask bits. Default Value: 0
8	UART_NACK	Logical and of corresponding request and mask bits. Default Value: 0
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
4	EMPTY	Logical and of corresponding request and mask bits. Default Value: 0





1 NOT_FULL Logical and of corresponding request and mask bits.

Default Value: 0

0 TRIGGER Logical and of corresponding request and mask bits.



14.1.76 SCB0_INTR_RX

Receiver interrupt request register.

Address: 0x40080FC0 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW1C	RW1C	RW1C	None	RW1C	RW1C	None	RW1C	
HW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S	
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER	
Bits	15	14	13	12	11	10	9	8	
SW Access		No	ne		RW1C	RW1C	RW1C	RW1C	
HW Access		No	ne		RW1S	RW1S	RW1S	RW1S	
Name		None [15:12]			BREAK_DE TECT	BAUD_DET ECT	PARITY_ER ROR	FRAME_ER ROR	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access			1	No	one	1	1		
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
11	BREAK_DETECT	Break detection is successful: the line is '0' for UART_RX_CTRL.BREAK_WIDTH + 1 bit period. Can occur at any time to address unanticipated break fields; i.e. "break-in-data" is supported. This feature is supported for the UART standard and LIN submodes. For the UART standard submodes, ongoing receipt of data frames is NOT affected; i.e. Firmware is ecpected to take the proper action. For the LIN submode, possible ongoing receipt of a data frame is stopped and the (partially) received data frame is dropped and baud rate detection is started. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
10	BAUD_DETECT	LIN baudrate detection is completed. The receiver software uses the UART_RX_STATUS.BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0



9	PARITY_ERROR	Parity error in received data frame. Set to '1', when event is detected. Write with '1' to clear bit. If UART_RX_CTL.DROP_ON_PARITY_ERROR is '1', the received frame is dropped. If UART_RX_CTL.DROP_ON_PARITY_ERROR is '0', the received frame is send to the RX FIFO. In SmartCard submode, negatively acknowledged data frames generate a parity error. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO. Default Value: 0
8	FRAME_ERROR	Frame error in received data frame. Set to '1', when event is detected. Write with '1' to clear bit. This can be either a start or stop bit(s) error: Start bit error: after the detection of the beginning of a start bit period (RX line changes from '1' to '0'), the middle of the start bit period is sampled erroneously (RX line is '1'). Note: a start bit error is detected BEFORE a data frame is received. Stop bit error: the RX line is sampled as '0', but a '1' was expected. Note: a stop bit error may result in failure to receive successive data frame(s). Note: a stop bit error is detected AFTER a data frame is received.
		A stop bit error is detected after a data frame is received, and the UART_RX_CTL.DROP_ON_FRAME_ERROR field specifies whether the received frame is dropped or send to the RX FIFO. If UART_RX_CTL.DROP_ON_FRAME_ERROR is '1', the received data frame is dropped. If UART_RX_CTL.DROP_ON_FRAME_ERROR is '0', the received data frame is send to the RX FIFO. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO; i.e. the RX FIFO does not have error flags to tag erroneous data frames. Default Value: 0
7	BLOCKED	SW cannot get access to the EZ memory (EZ_DATA accesses), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'. Default Value: 0
6	UNDERFLOW	Attempt to read from an empty RX FIFO.
		Only used in FIFO mode. Default Value: 0
5	OVERFLOW	Attempt to write to a full RX FIFO. Note: in I2C mode, the OVERFLOW is set when a data frame is received and the RX FIFO is full, independent of whether it is ACK'd or NACK'd.
		Only used in FIFO mode. Default Value: 0
3	FULL	RX FIFO is full. Note that received data frames are lost when the RX FIFO is full. Dependent on CTRL.BYTE_MODET: BYTE_MODE is '0': # entries == FF_DATA_NR/2. BYTE_MODE is '1': # entries == FF_DATA_NR.
		Only used in FIFO mode. Default Value: 0
2	NOT_EMPTY	RX FIFO is not empty.
		Only used in FIFO mode. Default Value: 0
0	TRIGGER	More entries in the RX FIFO than the value specified by TRIGGER_LEVEL in SCB_RX_FIFO_CTL.
		Only used in FIFO mode. Default Value: 0



14.1.77 SCB0_INTR_RX_SET

Receiver interrupt set request register.

Address: 0x40080FC4
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S
HW Access	A	А	А	None	А	А	None	А
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access		None				RW1S	RW1S	RW1S
HW Access		None				А	Α	А
Name		None [15:12]				BAUD_DET ECT	PARITY_ER ROR	FRAME_ER ROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
11	BREAK_DETECT	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
10	BAUD_DETECT	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
9	PARITY_ERROR	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
8	FRAME_ERROR	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
7	BLOCKED	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0



3	FULL	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
2	NOT_EMPTY	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
0	TRIGGER	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



14.1.78 SCB0_INTR_RX_MASK

Receiver interrupt mask register.

Address: 0x40080FC8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	None	RW	RW	None	RW
HW Access	R	R	R	None	R	R	None	R
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access		None				RW	RW	RW
HW Access		None				R	R	R
Name		None [15:12]				BAUD_DET ECT	PARITY_ER ROR	FRAME_ER ROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
11	BREAK_DETECT	Mask bit for corresponding bit in interrupt request register. Default Value: 0
10	BAUD_DETECT	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	PARITY_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	FRAME_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0



3	FULL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	NOT_EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Mask bit for corresponding bit in interrupt request register. Default Value: 0



14.1.79 SCB0_INTR_RX_MASKED

Receiver interrupt masked request register

Address: 0x40080FCC Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	None	R	R	None	R
HW Access	W	W	W	None	W	W	None	W
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access		None				R	R	R
HW Access		None				W	W	W
Name		None [15:12]				BAUD_DET ECT	PARITY_ER ROR	FRAME_ER ROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access	ii .			No	one			
Name				None	[31:24]			

Bits	Name	Description
11	BREAK_DETECT	Logical and of corresponding request and mask bits. Default Value: 0
10	BAUD_DETECT	Logical and of corresponding request and mask bits. Default Value: 0
9	PARITY_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
8	FRAME_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0



3	FULL	Logical and of corresponding request and mask bits. Default Value: 0
2	NOT_EMPTY	Logical and of corresponding request and mask bits. Default Value: 0
0	TRIGGER	Logical and of corresponding request and mask bits. Default Value: 0



14.1.80 SCB1_CTRL

Generic control register.
Address: 0x40090000
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	ii .	No	one		RW				
HW Access	ii .	No	one		R				
Name		None	e [7:4]		OVS [3:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access	ii .	No	RW	RW					
HW Access	ii .	None R R						R	
Name		None [15:12] BYTE_MOD E					EC_OP_M ODE	EC_AM_M ODE	
Bits	23	22	21	20	19	18	17	16	
SW Access	ii ii		N	one			RW	RW	
HW Access	ii .		N	one			R	R	
Name		None [23:18]						ADDR_ACC EPT	
Bits	31	30	29	28	27	26	25	24	
SW Access	RW			None	1		R	W	
HW Access	R			None			-	R	
Name	ENABLED			None [30:26]	1		MODE	[25:24]	

Bits	Name	Description
31	ENABLED	SCB block is enabled ('1') or not ('0'). The proper order in which to initialize SCB is as follows: - Program protocol specific information using SPI_CTRL, UART_CTRL (and UART_TX_CTRL and UART_RX_CTRL) or I2C_CTRL registers. This includes selection of a submode, master/slave functionality and transmitter/receiver functionality when applicable. - Program generic transmitter (TX_CTRL) and receiver (RX_CTRL) information. This includes enabling of the transmitter and receiver functionality. - Program transmitter FIFO (TX_FIFO_CTRL) and receiver FIFO (RX_FIFO_CTRL) information. - Program CTRL register to enable SCB, select the specific operation mode and oversampling factor. When this block is enabled, no control information should be changed. Changes should be made AFTER disabling this block, e.g. to modify the operation mode (from I2C to SPI) or to go from externally to internally clocked. The change takes effect after the block is re-enabled. Note that disabling the block will cause re-initialization of the design and associated state is lost (e.g. FIFO content). Default Value: 0
25 : 24	MODE	Default Value: 3



0x0: I2C:

0x1: SPI:

0x2: UART:

17 BLOCK

Only used in externally clocked mode. If the externally clocked logic and the internal CPU accesses to EZ memory coincide/collide, this bit determines whether the CPU access should block and result in bus wait states ('BLOCK is 1') or not (BLOCK is '0'). IF BLOCK is 0 and the accesses collide, CPU read operations return 0xffff:ffff and CPU write operations are ignored. Colliding accesses are registered as interrupt causes: INTR_TX.BLOCKED and INTR_RX.BLOCKED.

Default Value: 0

16 ADDR_ACCEPT

Determines whether a received matching address is accepted in the RX FIFO ('1') or not ('0').

In I2C mode, this field is used to allow the slave to put the received slave address or general call address in the RX FIFO. Note that a received matching address is put in the RX FIFO when this bit is '1' for both I2C read and write transfers.

In multi-processor UART receiver mode, this field is used to allow the receiver to put the received address in the RX FIFO. Note: non-matching addresses are never put in the RX FIFO.

Default Value: 0

11 BYTE_MODE

Default Value: 0

10 EZ_MODE

Non EZ mode ('0') or EZ mode ('1').

In EZ mode, a meta protocol is applied to the serial interface protocol. This meta protocol adds meaning to the data frames transferred by the serial interface protocol: a data frame can represent a memory address, a write memory data element or a read memory data element. EZ mode is only used for synchronous serial interface protocols: SPI and I2C. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported and the transmitter should use continuous data frames; i.e. data frames not seperated by slave deselection. This mode is only applicable to slave functionality. In EZ mode, the slave can read from and write to an addressable memory structure of 32 bytes. In EZ mode, data frames should 8-bit in size and should be transmitted and received with the Most Significant Bit (MSB) first.

In UART mode this field should be '0'.

Default Value: 0

9 EC_OP_MODE

This field specifies the clocking for the SCB block

'0': Internally clocked mode '1': externally clocked mode

In internally clocked mode, the serial interface protocols run off the SCB clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface.

Externally clocked operation mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode AND EZ mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported. The maximum SPI slave, EZ mode bitrate is 48 Mbps (transmission and IO delays outside the IP will degrade the effective bitrate).

In UART mode this field should be '0'.



8 EC_AM_MODE

This field specifies the clocking for the address matching (I2C) or slave selection detection logic (SPI)

'0': Internally clocked mode '1': Externally clocked mode

In internally clocked mode, the serial interface protocols run off the SCB clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface.

The clocking for the rest of the logic is determined by CTRL.EC_OP_MODE.

Externally clocked mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported.

In UART mode this field should be '0'.



3:0 OVS

Serial interface bit period oversampling factor expressed in SCB clock cycles. Used for SPI and UART functionality. OVS + 1 SCB clock cycles constitute a single serial interface clock/bit cycle. This field is NOT used in externally clocked mode. If OVS is odd, the oversampling factor is even and the low and high phase of the interface clock period are the same. If OVS is even, the oversampling factor is odd and the low and high phase can differ by 1 SCB clock

In SPI master mode, the valid range is [3, 15]. At an SCB frequency of 48 MHz, the maximum SPI bit rate is 12 Mbps, assuming ideal (0 ns) IO cell and routing (chip and board) delay. The calculated maximum bit rate decreases, when realistic chip and routing delays are taken into account. The effective system bit rate is dependent on the external SPI slave that we communicate with. If the SPI output clock to SPI MISO input round trip delay is significant (multiple SPI output clock cycles), it may be necessary to increase OVS and/or to set SPI_CTRL.LATE_MISO_SAMPLE to '1' to achieve the maximum

In SPI slave mode, the OVS field is NOT used. However, there is a frequency requirement for the SCB clock wrt. the SPI input clock (IF) on the interface to guarantee functional correct behavior. This requirement is expressed as a ratio: SCB clock/IF clock. The ratio is dependent on the setting of to guarantee unitrollar duriet or learning in RX_CTRL MEDIAN and the external SPI master's capability to support "late MISO sample" functionality (similar to our SPI master functionality represented by SPI_CTRL.LATE_MISO_SAMPLE):

- MEDIAN is 0' and external SPI master has NO "late MISO sample functionality": SCB clock/IF clock >= 6. At a SCB frequency of 48 MHz, the maximum

- bit rate is 8 Mbps
- MEDIAN is '0' and external SPI master has "late MISO sample functionality": SCB clock/IF clock >= 3. At a SCB frequency of 48 MHz, the maximum bit rate is 16 Mbps.
- MEDIAN is '1' and external SPI master has NO "late MISO sample functionality": SCB clock/IF clock >= 8. At a SCB frequency of 48 MHz, the maximum bit rate is 6 Mbps
- MEDIAN is '1' and external SPI master has "late MISO sample functionality": SCB clock/IF clock >= 4. At a SCB frequency of 48 MHz, the maximum bit

As discussed earlier, the calculated maximum bit rate decreases, when realistic chip and routing delays are taken into account

In UART standard submode (including LIN), the valid range is [7, 15]. In UART SmartCard submode, the valid range is [7, 15].

In UART TX IrDA submode this field indirectly specifies the oversampling. The oversampling determines the interface clock/bit cycle and the width of the pulse. Only normal transmission mode is supported, the pulse is roughly 3/16 of the bit period (for all bit rates). There is only one valid OVS value:

- SCB clock frequency of 16*115.2 KHz for 115.2 Kbps
- SCB clock frequency of 16*57.6 KHz for 57.6 Kbps. SCB clock frequency of 16*38.4 KHz for 58.4 Kbps. SCB clock frequency of 16*38.4 KHz for 38.4 Kbps. SCB clock frequency of 16*19.2 KHz for 19.2 Kbps.
- SCB clock frequency of 16*9.6 KHz for 9.6 Kbps. SCB clock frequency of 16*9.4 KHz for 2.4 Kbps. SCB clock frequency of 16*1.2 KHz for 1.2 Kbps.
- all other values are not used in normal mode.

In UART RX IrDA submode (1.2, 2.4, 9.6, 19.2, 38.4, 57.6 and 115.2 Kbps) this field indirectly specifies the oversampling. The oversampling determines the interface clock/bit cycle and the width of the pulse. In normal transmission mode, this pulse is roughly 3/16 of the bit period (for all bit rates). In low power transmission mode, this pulse is potentially smaller (down to 1.62 us typical and 1.41 us minimal) than 3/16 of the bit period (for < 115.2 Kbps bitrates). Pulse widths greater or equal than two SCB clock cycles are guaranteed to be detected by the receiver. Pulse widths less than two SCB clock cycles and greater or equal than one SCB clock cycle may be detected by the receiver. Pulse widths less than one SCB clock cycle will not be detected by the receiver. RX_CTRL_MEDIAN should be set to '1' for IrDA receiver functionality. The SCB clock (as provided by the programmable clock block) and the oversampling together determine the IrDA bitrate. Normal mode, OVS field values (with the required SCB clock frequency):
 0:16 times oversampling.
 SCB clock frequency of 16*115.2 KHz for 115.2 Kbps.

- SCB clock frequency of 16*57.6 KHz for 57.6 Kbps

- SCB clock frequency of 16°3.8 kHz for 37.6 kDps.
 SCB clock frequency of 16°3.8 kHz for 38.4 kDps.
 SCB clock frequency of 16°19.2 kHz for 19.2 kDps.
 SCB clock frequency of 16°9.6 kHz for 9.6 kDps.
 SCB clock frequency of 16°2.4 kHz for 9.6 kDps.
 SCB clock frequency of 16°1.2 kHz for 1.2 kDps.
 SCB clock frequency of 16°1.2 kHz for 1.2 kDps.
 all other values are not used in normal mode.
 Low power mode, OVS field values (with the required SCB clock frequency):
 -0.16 times oversamilion. - 0: 16 times oversampling.
- SCB clock frequency of 16*115.2 KHz for 115.2 Kbps.
 1: 32 times oversampling.
- SCB clock frequency of 32*57.6 KHz for 57.6 Kbps - 2: 48 times oversampling.

 SCB clock frequency of 48*38.4 KHz for 38.4 Kbps.
 - 3: 96 times oversampling.
- SCB clock frequency of 96*19.2 KHz for 19.2 Kbps.
- 4: 192 times oversampling. SCB clock frequency of 192*9.6 KHz for 9.6 Kbps.
- 5: 768 times oversampling.
- SCB clock frequency of 768*2.4 KHz for 2.4 Kbps.
- 6: 1536 times oversampling.
 SCB clock frequency of 1536*1.2 KHz for 1.2 Kbps.
- all other values are not used in low power mode



14.1.81 SCB1_STATUS

Generic status register.
Address: 0x40090004
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				None				R
HW Access				None				W
Name				None [7:1]				EC_BUS
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access	None							
Name		None [31:24]						

Bits	Name		
0	FC BUSY		

Description

Indicates whether the externally clocked logic is potentially accessing the EZ memory (this is only possible in EZ mode). This bit can be used by SW to determine whether it is safe to issue a SW access to the EZ memory (without bus wait states (a blocked SW access) or bus errors being generated). Note that the INTR_TX.BLOCKED and INTR_RX.BLOCKED interrupt causes are used to indicate whether a SW access was actually blocked by externally clocked logic. Default Value: Undefined



14.1.82 SCB1_SPI_CTRL

SPI control register.
Address: 0x40090020
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	No	ne	RW	RW	RW	RW	RW	RW	
HW Access	No	ne	R	R	R	R	R	R	
Name	None	None [7:6]		LATE_MISO _SAMPLE	CPOL	СРНА	SELECT_P RECEDE	CONTINU- OUS	
Bits	15	14	13	12	11	10	9	8	
SW Access		N	one		RW	RW	RW	RW	
HW Access		N	one		R	R	R	R	
Name		None [15:12]				SSEL_POL ARITY2	SSEL_POL ARITY1	SSEL_POL ARITY0	
Bits	23	22	21	20	19	18	17	16	
SW Access			'	None					
HW Access				None				R	
Name				None [23:17]				LOOPBACK	
Bits	31	30	29	28	27	26	25	24	
SW Access	RW		None			W	R	W	
HW Access	R	R None				R			
Name	MASTER_ MODE					SLAVE_SELECT [27:26] MOD		[25:24]	

Bits	Name	Description
31	MASTER_MODE	Master ('1') or slave ('0') mode. In master mode, transmission will commence on availability of data frames in the TX FIFO. In slave mode, when selected and there is no data frame in the TX FIFO, the slave will transmit all '1's. In both master and slave modes, received data frames will be lost if the RX FIFO is full. Default Value: 0
27 : 26	SLAVE_SELECT	Selects one of the four outgoing SPI slave select signals: - 0: Slave 0, SPI_SELECT[0]. - 1: Slave 1, SPI_SELECT[1]. - 2: Slave 2, SPI_SELECT[2]. - 3: Slave 3, SPI_SELECT[3]. Only used in master mode. SCB block should be disabled when changes are made to this field. Default Value: 0
25 : 24	MODE	Submode of SPI operation (3: Reserved). Default Value: 3



0x0: SPI_MOTOROLA:

SPI Motorola submode. In master mode, when not transmitting data (Slave SELECT is inactive), SCLK is stable at CPOL. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), Slave SELECT is inactive.

0x1: SPI_TI:

SPI Texas Instruments submode. In master mode, when not transmitting data, SCLK is stable at '0'. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), Slave SELECT is inactive; i.e. no pulse is generated.

0x2: SPI_NS:

SPI National Semiconducturs submode. In master mode, when not transmitting data, SCLK is stable at '0'. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), Slave SELECT is inactive.

		clocking. In master mode, when there is no data to transmit (TX FIFO is empty), Slave SELECT is inactive.
16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only used in master mode. Not used in National Semiconductors submode. '0': No local loopback '1': the SPI master MISO line is connected to the SPI master MOSI line. In other words, in loopback mode the SPI master receives on MISO what it transmits on MOSI. Default Value: 0
11	SSEL_POLARITY3	Slave select polarity. SSEL_POLARITY3 applies to the outgoing SPI slave select signal 3 (master mode). Default Value: 0
10	SSEL_POLARITY2	Slave select polarity. SSEL_POLARITY2 applies to the outgoing SPI slave select signal 2 (master mode). Default Value: 0
9	SSEL_POLARITY1	Slave select polarity. SSEL_POLARITY1 applies to the outgoing SPI slave select signal 1 (master mode). Default Value: 0
8	SSEL_POLARITY0	Slave select polarity. SSEL_POLARITY0 applies to the outgoing SPI slave select signal 0 (master mode) and to the incoming SPI slave select signal (slave mode). For Motorola and National Semiconductors submodes: '0': slave select is low/'0' active.

'1': slave select is high/'1' active. For Texas Istruments submode: '0': high/'1' active precede/coincide pulse.

'1': low/'0' active precede/coincide pulse.

Default Value: 0

5 SCLK_CONTINUOUS Only applicable in master mode.

'0': SCLK is generated, when the SPI master is enabled and data is transmitted.

'1': SCLK is generated, when the SPI master is enabled. This mode is useful for slave devices

that use SCLK for functional operation other than just SPI functionality.



4	LATE_MISO_SAMPLE	Changes the SCLK edge on which MISO is captured. Only used in master mode.
		When '0', the default applies (for Motorola as determined by CPOL and CPHA, for Texas Instruments on the falling edge of SCLK and for National Semiconductors on the rising edge of SCLK).
		When '1', the alternate clock edge is used (which comes half a SPI SCLK period later). Late sampling addresses the round trip delay associated with transmitting SCLK from the master to the slave and transmitting MISO from the slave to the master. Default Value: 0
3	CPOL	Indicates the clock polarity. Only used in SPI Motorola submode. This field, together with the CPHA field, indicates when MOSI data is driven and MISO data is captured: - CPOL is 0: SCLK is 0 when not transmitting data CPOL is 1: SCLK is 1 when not transmitting data. Default Value: 0
2	СРНА	Only applicable in SPI Motorola submode. Indicates the clock phase. This field, together with the CPOL field, indicates when MOSI data is driven and MISO data is captured: - Motorola mode 0. CPOL is 0, CPHA is 0: MOSI is driven on a falling edge of SCLK. MISO is captured on a rising edge of SCLK. - Motorola mode 1. CPOL is 0, CPHA is 1: MOSI is driven on a rising edge of SCLK. MISO is captured on a falling edge of SCLK. - Motorola mode 2. CPOL is 1, CPHA is 0: MOSI is driven on a rising edge of SCLK. MISO is captured on a falling edge of SCLK. - Motorola mode 3. CPOL is 1, CPHA is 1: MOSI is driven on a falling edge of SCLK. MISO is captured on a rising edge of SCLK. Default Value: 0
1	SELECT_PRECEDE	Only used in SPI Texas Instruments' submode.
		When '1', the data frame start indication is a pulse on the Slave SELECT line that precedes the transfer of the first data frame bit.
		When '0', the data frame start indication is a pulse on the Slave SELECT line that coincides with the transfer of the first data frame bit. Default Value: 0
0	CONTINUOUS	Continuous SPI data transfers enabled ('1') or not ('0'). This field is used in master mode. In slave mode, both continuous and non-continuous SPI data transfers are supported independent of this field.
		When continuous transfers are enabled individual data frame transfers are not necessarily seperated by slave deselection (as indicated by the level or pulse on the SELECT line): if the TX FIFO has multiple data frames, data frames are send out without slave deselection.
		When continuous transfers are not enabled individual data frame transfers are always seperated by slave deselection: independent of the availability of TX FIFO data frames, data frames are sent out with slave deselection.



14.1.83 SCB1_SPI_STATUS

SPI status register.
Address: 0x40090024
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access			R	R				
HW Access			No	one			W	W
Name			None	; [7:2]			SPI_EC_BU SY	BUS_BUSY
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		W						
Name				CURR_EZ_	ADDR [15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				V	V			
Name				BASE_EZ_A	DDR [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name				None [[31:24]			

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	SPI base EZ address. Address as provided by a SPI write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	SPI current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when SPI_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
1	SPI_EC_BUSY	Inidicates whether the externally clocked logic is potentially accessing the EZ memory and/or updating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by SW to determine whether BASE_ADDR and CURR_ADDR are reliable. Default Value: Undefined
0	BUS_BUSY	SPI bus is busy. The bus is considered busy ('1') during an ongoing transaction. For Motorola and National submodes, the busy bit is '1', when the slave selection (low active) is activated. For TI submode, the busy bit is '1' from the time the preceding/coinciding slave select (high active) is activated for the first transmitted data frame, till the last MOSI/MISO bit of the last data frame is transmitted. Default Value: Undefined



14.1.84 SCB1_UART_CTRL

UART control register.
Address: 0x40090040
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				No	ne			
HW Access				No	ne			
Name				None	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			'
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				None				RW
HW Access				None				R
Name				None [23:17]				LOOPBACK
Bits	31	30	29	28	27	26	25	24
SW Access	None RW							
HW Access	None R					R		
Name			None	[31:26]			MOD	E [25:24]

Bits	Name	Description
------	------	-------------

LOOPBACK

16

25 : 24 MODE Submode of UART operation (3: Reserved)

Default Value: 3

0x0: UART STD:

Standard UART submode.

0x1: UART_SMARTCARD:

SmartCard (ISO7816) submode. Support for negative acknowledgement (NACK) on the receiver side and retransmission on the transmitter side.

0x2: UART_IRDA:

Infrared Data Association (IrDA) submode. Return to Zero modulation scheme. In this mode, the oversampling factor should be 16, that is OVS should be set to 15.

Local loopback control (does NOT affect the information on the pins).

0: Loopback is not enabled

1: UART_TX is connected to UART_RX. UART_RTS is connected to UART_CTS. This allows a SCB UART transmitter to communicate with its receiver counterpart.



14.1.85 SCB1_UART_TX_CTRL

UART transmitter control register.

Address: 0x40090044
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None		RW	RW	None		RW			
HW Access	No	ne	R	R	None		R			
Name	None [7:6]		PARITY_EN ABLED	PARITY	None	5	STOP_BITS [2:0]			
Bits	15	14	13	12	11	10	9	8		
SW Access		None						RW		
HW Access				None				R		
Name	None [15:9]					RETRY_ON _NACK				
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access		<u> </u>	<u> </u>	No	ne	<u> </u>	1	1		
HW Access	None									
Name				None	None [31:24]					

Bits	Name	Description
8	RETRY_ON_NACK	When '1', a data frame is retransmitted when a negative acknowledgement is received. Only applicable to the SmartCard submode. Default Value: 0
5	PARITY_ENABLED	Parity generation enabled ('1') or not ('0'). Only applicable in standard UART submodes. In SmartCard submode, parity generation is always enabled through hardware. In IrDA submode, parity generation is always disabled through hardware Default Value: 0
4	PARITY	Parity bit. When '0', the transmitter generates an even parity. When '1', the transmitter generates an odd parity. Only applicable in standard UART and SmartCard submodes. Default Value: 0
2:0	STOP_BITS	Stop bits. STOP_BITS + 1 is the duration of the stop period in terms of halve bit periods. Valid range is [1, 7]; i.e. a stop period should last at least one bit period. Default Value: 2



14.1.86 SCB1_UART_RX_CTRL

UART receiver control register.

Address: 0x40090048 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW	RW	RW	None	RW		
HW Access	None	R	R	R	None		R	
Name	None	POLARITY	PARITY_EN ABLED	PARITY	None	STOP_BITS [2:0]		0]
Bits	15	14	13	12	11	10	9	8
SW Access	No	ne	RW	RW	None	RW	RW	RW
HW Access	None		R	R	None	R	R	R
Name	None [15:14]		SKIP_STAR T	LIN_MODE	None	MP_MODE	DROP_ON_ FRAME_ER ROR	DROP_ON_ PARITY_ER ROR
Bits	23	22	21	20	19	18	17	16
SW Access		No	ne		RW			
HW Access		No	one		R			
Name		None	[23:20]			BREAK_WI	DTH [19:16]	
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None [[31:24]			

Bits Name

19:16 BREAK_WIDTH

Description

Break width. BREAK_WIDTH + 1 is the minimum width in bit periods of a break. During a break the transmitted/received line value is '0'. This feature is useful for standard UART submode and LIN submode ("break field" detection). Once, the break is detected, the

INTR_RX.BREAK_DETECT bit is set to '1'. Note that break detection precedes baud rate detection, which is used to synchronize/refine the receiver clock to the transmitter clock. As a result, break detection operates with an unsynchronized/unrefined receiver clock. Therefore, the receiver's definition of a bit period is imprecise and the setting of this field should take this imprecision into account. The LIN standard also accounts for this imprecision: a LIN start bit followed by 8 data bits allows for up to 9 consecutive '0' bit periods during regular transmission, whereas the LIN break detection should be at least 13 consecutive '0' bit periods. This provides for a margin of 4 bit periods. Therefore, the default value of this field is set to 10, representing a minimal break field with of 10+1 = 11 bit periods; a value in between the 9 consecutive bit periods of a regular transmission and the 13 consecutive bit periods of a break field. This provides for slight imprecisions of the receiver clock wrt. the transmitter clock. There should not be a need to program this field to any value other than its default value.



13	SKIP_START	Only applicable in standard UART submode. When '1', the receiver skips start bit detection for the first received data frame. Instead, it synchronizes on the first received data frame bit, which should be a '1'. This functionality is intended for wake up from DeepSleep when receiving a data frame. The transition from idle ('1') to START ('0') on the RX line is used to wake up the CPU. The transition detection (and the associated wake up functionality) is performed by the GPIO2 IP. The woken up CPU will enable the SCB's UART receiver functionality. Once enabled, it is assumed that the START bit is ongoing (the CPU wakeup and SCB enable time should be less than the START bit period). The SCB will synchronize to a '0' to '1' transition, which indicates the first data frame bit is received (first data frame bit should be '1'). After synchronization to the first data frame bit, the SCB will resume normal UART functionality: subsequent data frames will be synchronized on the receipt of a START bit. Default Value: 0
12	LIN_MODE	Only applicable in standard UART submode. When '1', the receiver performs break detection and baud rate detection on the incoming data. First, break detection counts the amount of bit periods that have a line value of '0'. BREAK_WIDTH specifies the minum required amount of bit periods. Successful break detection sets the INTR_RX.BREAK_DETECT interrupt cause to '1'. Second, baud rate detection counts the amount of peripheral clock periods that are use to receive the synchronization byte (0x55; least significant bit first). The count is available through UART_RX_STATUS.BR_COUNTER. Successful baud rate detection sets the INTR_RX.BAUD_DETECT interrupt cause to '1' (BR_COUNTER is reliable). This functionality is used to synchronize/refine the receiver clock to the transmitter clock. The receiver software can use the BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte. Default Value: 0
10	MP_MODE	Multi-processor mode. When '1', multi-processor mode is enabled. In this mode, RX_CTRL.DATA_WIDTH should indicate a 9-bit data frame. In multi-processor mode, the 9th received bit of a data frame seperates addresses (bit is '1') from data (bit is '0'). A received address is matched with RX_MATCH.DATA and RX_MATCH.MASK. In the case of a match, subsequent received data are sent to the RX FIFO. In the case of NO match, subsequent received data are dropped. Default Value: 0
9	DROP_ON_FRAME_ERR OR	Behaviour when an error is detected in a start or stop period. When '0', received data is sent to the RX FIFO. When '1', received data is dropped and lost. Default Value: 0
8	DROP_ON_PARITY_ERR OR	Behaviour when a parity check fails. When '0', received data is sent to the RX FIFO. When '1', received data is dropped and lost. Only applicable in standard UART and SmartCard submodes (negatively acknowledged SmartCard data frames may be dropped with this field). Default Value: 0
6	POLARITY	Inverts incoming RX line signal. Inversion is after local loopback. This functionality is intended for IrDA receiver functionality. Default Value: 0
5	PARITY_ENABLED	Parity checking enabled ('1') or not ('0'). Only applicable in standard UART submode. In Smart-Card submode, parity checking is always enabled through hardware. In IrDA submode, parity checking is always disabled through hardware. Default Value: 0
4	PARITY	Parity bit. When '0', the receiver expects an even parity. When '1', the receiver expects an odd parity. Only applicable in standard UART and SmartCard submodes. Default Value: 0



2:0 STOP_BITS

Stop bits. STOP_BITS + 1 is the duration of the stop period in terms of halve bit periods. Valid range is [1, 7]; i.e. a stop period should last at least one bit period. If STOP_BITS is '1', stop bits error detection is NOT performed. If STOP_BITS is in [2, 7], stop bits error detection is performed and the associated interrupt cause INTR_RX.FRAME_ERROR is set to '1' if an error is detected. In other words, the receiver supports data frames with a 1 bit period stop bit sequence, but requires at least 1.5 bit period stop bit sequences to detect errors. This limitation is due to possible transmitter and receiver clock skew that prevents the design from doing reliable stop bit detection for short (1 bit bit period) stop bit sequences. Note that in case of a stop bits error, the successive data frames may get lost as the receiver needs to resynchronize its start bit detection. The amount of lost data frames depends on both the amount of stop bits, the idle ('1') time between data frames and the data frame value.



14.1.87 SCB1_UART_RX_STATUS

UART receiver status register.

Address: 0x4009004C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R						
HW Access				V	N			
Name				BR_COU	NTER [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		No	one				R	
HW Access		No	one		W			
Name		None	[15:12]		BR_COUNTER [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits Name Description

11:0 BR_COUNTER

Amount of peripheral clock periods that constitute the transmission of a 0x55 data frame (sent least signficant bit first) as determined by the receiver. BR_COUNTER / 8 is the amount of peripheral clock periods that constitute a bit period. This field has valid data when INTR_RX.BAUD_DETECT is set to '1'.



14.1.88 SCB1_UART_FLOW_CTRL

UART flow control register

Address: 0x40090050 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	ne			RW		
HW Access		No	one				R	
Name		None	e [7:4]			TRIGGER	_LEVEL [3:0]	
Bits	15	15 14 13 12 11 10 9						8
SW Access				No	ne	'		
HW Access				No	one			
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				None		<u>'</u>		RW
HW Access				None				R
Name				None [23:17]				RTS_POL RITY
Bits	31	30	29	28	27	26	25	24
SW Access			No	one		1	RW	RW
HW Access		None R I					R	
Name	None [31:26] CTS_ENAB CTS_POI							

Bits	Name	Description
25	CTS_ENABLED	Enable use of CTS input signal by the UART transmitter: '0': Disabled. The UART transmitter ignores the CTS input signal and transmits when a data frame is available for transmission in the TX FIFO or the TX shift register. '1': Enabled. The UART transmitter uses CTS input signal to qualify the transmission of data. It transmits when CTS input signal is active and a data frame is available for transmission in the TX FIFO or the TX shift register.
		If UART_CTRL.LOOPBACK is '1', the CTS input signal is driven by the RTS output signal locally in SCB (both signals are subjected to signal polarity changes are indicated by RTS_POLARITY and CTS_POLARITY). Default Value: 0
24	CTS_POLARITY	Polarity of the CTS input signal '0': CTS is active low; '1': CTS is active high; Default Value: 0



16 RTS_POLARITY Polarity of the RTS output signal:

'0': RTS is active low; '1': RTS is active high;

During SCB reset (Hibernate system power mode), RTS output signal is '1'. This represents an

inactive state assuming an active low polarity.

Default Value: 0

3:0 TRIGGER_LEVEL Trigger level. When the receiver FIFO has less entries than the amount of this field, a Ready To

Send (RTS) output signal is activated. By setting this field to "0", flow control is effectively dis-

abled (may be useful for debug purposes).



14.1.89 SCB1_I2C_CTRL

I2C control register.
Address: 0x40090060
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW				RW			
HW Access		F	₹			- 1	R		
Name		LOW_PHAS	E_OVS [7:4]			HIGH_PHAS	SE_OVS [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access	RW	RW	RW	RW	RW	None	RW	RW	
HW Access	R	R	R	R	R	None	R	R	
Name	S_NOT_RE ADY_DATA _NACK	S_NOT_RE ADY_ADDR _NACK	S_READY_ DATA_ACK	S_READY_ ADDR_ACK	S_GENERA L_IGNORE	None	M_NOT_RE ADY_DATA _NACK	M_READY_ DATA_ACK	
Bits	23	22	21	20	19	18	17	16	
SW Access				None				RW	
HW Access				None				R	
Name				None [23:17]				LOOPBACK	
Bits	31	30	29	28	27	26	25	24	
SW Access	RW	RW			No	ne			
HW Access	R	R	None						
Name	MASTER_ MODE								

Bits	Name	Description
31	MASTER_MODE	Master mode enabled ('1') or not ('0'). Note that both master and slave modes can be enabled at the same time. This allows the IP to address itself. Default Value: 0
30	SLAVE_MODE	Slave mode enabled ('1') or not ('0'). Default Value: 0
16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only applicable in master/slave mode. When '0', no loopback When '1', loopback is enabled internally in the peripheral, and as a result unaffected by other I2C devices. This allows a SCB I2C peripheral to address itself. Default Value: 0



15	S_NOT_READY_DATA_N ACK	Only used when: - non EZ mode Functionality is as follows: - 1: a received data element byte the slave is immediately NACK'd when the receiver FIFO is full 0: clock stretching is performed (till the receiver FIFO is no longer full). Default Value: 1
14	S_NOT_READY_ADDR_ NACK	This field is used during an address match or general call address in internally clocked mode Only used when: - EC_AM_MODE is '0', EC_OP_MODE is '0', S_GENERAL_IGNORE is '0] and non EZ mode. Functionality is as follows: - 1: a received (matching) slave address is immediately NACK'd when the receiver FIFO is full. - 0: clock stretching is performed (till the receiver FIFO is no longer full).
		For externally clocked logic (EC_AM is '1') on an address match or general call address (and S_GENERAL_IGNORE is '0'). Only used when (NOT used when EC_AM is '1' and EC_OP is '1' and address match and EZ mode): - EC_AM is '1' and EC_OP is '0'. - EC_AM is '1' and general call address match. - EC_AM is '1' and non EZ mode. Functionality is as follows: - 1: a received (matching or general) slave address is always immediately NACK'd. There are two possibilities: 1). the SCB clock is available (in Active system power mode) and it handles the rest of the current transfer. In this case the I2C master will not observe the NACK. 2).SCB clock is not present (in DeepSleep system power mode). In this case the I2C master will observe the NACK and may retry the transfer in the future (which gives the internally clocked logic the time to wake up from DeepSleep system power mode). - 0: clock stretching is performed (till the SCB clock is available). The logic will handle the ongoing transfer as soon as the clock is enabled. Default Value: 1
13	S_READY_DATA_ACK	When '1', a received data element by the slave is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'. Default Value: 1
12	S_READY_ADDR_ACK	When '1', a received (matching) slave address is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'. Default Value: 1
11	S_GENERAL_IGNORE	When '1', a received general call slave address is immediately NACK'd (no ACK or clock stretching) and treated as a non matching slave address. This is useful for slaves that do not need any data supplied within the general call structure. Default Value: 1
9	M_NOT_READY_DATA_ NACK	When '1', a received data element byte the master is immediately NACK'd when the receiver FIFO is full. When '0', clock stretching is used instead (till the receiver FIFO is no longer full). Default Value: 1
8	M_READY_DATA_ACK	When '1', a received data element by the master is immediately ACK'd when the receiver FIFO is not full. Default Value: 1



7:4 LOW_PHASE_OVS

Serial I2C interface low phase oversampling factor. LOW_PHASE_OVS + 1 SCB clock periods constitute the low phase of a bit period. The valid range is [7, 15] with input signal median filtering and [6, 15] without input signal median filtering.

The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the SCB clock wrt. the regular (no stretching) interface (IF) low time to guarantee functionally correct behavior. With input signal median filtering, the IF low time should be >= 8 SCB clock cycles and <= 16 IP clock cycles. Without input signal median filtering, the IF low time should be >= 7 SCB clock cycles and <= 16 SCB clock cycles. Default Value: 8

3:0 HIGH_PHASE_OVS

Serial I2C interface high phase oversampling factor. HIGH_PHASE_OVS + 1 SCB clock periods constitute the high phase of a bit period. The valid range is [5, 15] with input signal median filtering and [4, 15] without input signal median filtering.

The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the SCB clock wrt. the regular interface (IF) high time to guarantee functional correct behavior. With input signal median filtering, the IF high time should be >= 6 SCB clock cycles and <= 16 SCB clock cycles. Without input signal median filtering, the IF high time should be >= 5 SCB clock cycles and <= 16 SCB clock cycles.

Default Value: 8



14.1.90 SCB1_I2C_STATUS

I2C status register.
Address: 0x40090064
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	No	ne	R	R	No	one	R	R
HW Access	No	ne	W	W	No	one	W	W
Name	None [7:6]		M_READ	S_READ	None	e [3:2]	I2C_EC_BU SY	BUS_BUSY
Bits	15	14	13	12	11	10	9	8
SW Access				F	?			
HW Access		W						
Name	CURR_EZ_ADDR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				V	V			
Name				BASE_EZ_A	DDR [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name		None [31:24]						

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	I2C slave base EZ address. Address as provided by an I2C write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	I2C slave current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when I2C_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
5	M_READ	I2C master read transfer ('1') or I2C master write transfer ('0'). When the I2C master is inactive/idle or transmitting START, REPEATED START, STOP or an address, this field is '0". Default Value: 0
4	S_READ	I2C slave read transfer ('1') or I2C slave write transfer ('0'). When the I2C slave is inactive/idle or receiving START, REPEATED START, STOP or an address, this field is '0". Default Value: 0



1 I2C_EC_BUSY Inidicates whether the externally clocked logic is potentially accessing the EZ memory and/or up-

dating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by

SW to determine whether BASE_ADDR and CURR_ADDR are reliable.

Default Value: Undefined

0 BUS_BUSY I2C bus is busy. The bus is considered busy ('1'), from the time a START is detected or from the

time the SCL line is '0'. The bus is considered idle ('0'), from the time a STOP is detected. If SCB block is disabled, BUS_BUSY is '0'. After enabling the block, it takes time for the BUS_BUSY to detect a busy bus. This time is the maximum high time of the SCL line. For a 100 kHz interface

frequency, this maximum high time may last roughly 5 us (half a bit period).

For single master systems, BUS_BUSY does not have to be used to detect an idle bus before a master starts a transfer using I2C_M_CMD.M_START (no bus collisions).

For multi-master systems, BUS BUSY can be used to detect an idle bus before a master starts

a transfer using I2C_M_CMD.M_START_ON_IDLE (to prevent bus collisions).



14.1.91 SCB1_I2C_M_CMD

I2C master command register.

Address: 0x40090068
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None			RW	RW	RW	RW
HW Access		None		RW1C	RW1C	RW1C	RW1C	RW1C
Name		None [7:5]			M_NACK	M_ACK	M_START_ ON_IDLE	M_START
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access				No	one			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
4	M_STOP	When '1', attempt to transmit a STOP. When this action is performed, the hardware sets this field to '0'. This command has a higher priority than I2C_M_CMD.M_START: in situations where both a STOP and a REPEATED START could be transmitted, M_STOP takes precedence over M_START. Default Value: 0
3	M_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
2	M_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
1	M_START_ON_IDLE	When '1', transmit a START as soon as the bus is idle (I2C_STATUS.BUS_BUSY is '0', note that BUSY has a default value of '0'). For bus idle detection the hardware relies on STOP detection. As a result, bus idle detection is only functional after at least one I2C bus transfer has been detected on the bus (default/reset value of BUSY is '0') . A START is only transmitted when the master state machine is in the default state. When this action is performed, the hardware sets this field to '0'. Default Value: 0



0 M_START

When '1', transmit a START or REPEATED START. Whether a START or REPEATED START is transmitted depends on the state of the master state machine. A START is only transmitted when the master state machine is in the default state. A REPEATED START is transmitted when the master state machine is not in the default state, but is working on an ongoing transaction. The REPEATED START can only be transmitted after a NACK or ACK has been received for a transmitted data element or after a NACK has been transmitted for a received data element. When this action is performed, the hardware sets this field to '0'. Default Value: 0



14.1.92 SCB1_I2C_S_CMD

I2C slave command register.

Address: 0x4009006C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0			
SW Access			No	ne			RW	RW			
HW Access			No	ne			RW1C	RW1C			
Name			None	[7:2]			S_NACK	S_ACK			
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	one						
Name				None	[31:24]						

Bits	Name	Description
1	S_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). This command has a higher priority than I2C_S_CMD.S_ACK, I2C_CTRL.S_READY_ADDR_ACK or I2C_CTRL.S_READY_DATA_ACK. Default Value: 0
0	S_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). Default Value: 0



14.1.93 SCB1_I2C_CFG

I2C configuration register.
Address: 0x40090070
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None		RW	
HW Access		None		R	No	ne	R	
Name	None [7:5]		None [7:5]		None	: [3:2]	SDA_IN_FILT_TRIM [1:0]	
Bits	15	14	13	12	11	10	9	8
SW Access	None		ı	RW	No	ne	R	W
HW Access	None			R	None		R	
Name	None [15:13]			SCL_IN_FIL T_SEL	None [11:10]		SCL_IN_FILT_TRIM [9:8]	
Bits	23	22	21	20	19	18	17	16
SW Access	No	ne	R	W	R	W	R	W
HW Access	No	one	R		R		R	
Name	None	[23:22]	I	FILT2_TRIM :20]	SDA_OUT_ [19	FILT1_TRIM :18]	SDA_OUT_ [17	FILTO_TRIM :16]
Bits	31	30	29	28	27	26	25	24
SW Access	No	one	R	W		No	one	
HW Access	No	one	ı	₹		No	one	
Name	None	[31:30]		_FILT_SEL :28]	None [27:24]			

Bits	Name	Description
29 : 28	SDA_OUT_FILT_SEL	Selection of cumulative filter delay on SDA output to meet tHD_DAT parameter "0": 0 ns. "1": 50 ns (filter 0 enabled). "2": 100 ns (filters 0 and 1 enabled). "3": 150 ns (filters 0, 1 and 2 enabled). Default Value: 0
21 : 20	SDA_OUT_FILT2_TRIM	Trim settings for the 50ns delay filter on SDA output used to gurantee tHD_DAT I2C parameter. Default setting meets the I2C spec. Programmability available if required Default Value: 2
19 : 18	SDA_OUT_FILT1_TRIM	Trim settings for the 50ns delay filter on SDA output used to gurantee tHD_DAT I2C parameter. Default setting meets the I2C spec. Programmability available if required Default Value: 2
17 : 16	SDA_OUT_FILT0_TRIM	Trim settings for the 50ns delay filter on SDA output used to gurantee tHD_DAT I2C parameter. Default setting meets the I2C spec. Programmability available if required Default Value: 2



12	SCL_IN_FILT_SEL	Enable for 50ns glitch filter on SCL input '0': 0 ns. '1: 50 ns (filter enabled). Default Value: 1
9:8	SCL_IN_FILT_TRIM	Trim settings for the 50ns glitch filter on the SDA input. Default setting meets the I2C glitch rejections specs. Programmability available if required Default Value: 0
4	SDA_IN_FILT_SEL	Enable for 50ns glitch filter on SDA input '0': 0 ns. '1: 50 ns (filter enabled). Default Value: 1
1:0	SDA_IN_FILT_TRIM	Trim settings for the 50ns glitch filter on the SDA input. Default setting meets the I2C glitch rejections specs. Programmability available if required Default Value: 3



14.1.94 SCB1_TX_CTRL

Transmitter control register.

Address: 0x40090200 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one		RW				
HW Access		No	one			l	R		
Name		None [7:4]				DATA_W	IDTH [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name	None [15:9]							MSB_FIRS	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3:0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the amount of bits in a transmitted data frame. This number does not include start, parity and stop bits. For UART mode, the valid range is [3, 8]. For SPI, the valid range is [3, 15]. For I2C the only valid value is 7. Default Value: 7



14.1.95 SCB1_TX_FIFO_CTRL

Transmitter FIFO control register.

Address: 0x40090204 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		No	one			R	W			
HW Access		No	one				R			
Name		None	e [7:4]			TRIGGER_	LEVEL [3:0]			
Bits	15	15 14 13 12 11 10						8		
SW Access		None								
HW Access		None								
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access			No	ne			RW	RW		
HW Access			No	ne			R	R		
Name			None [[23:18]			FREEZE	CLEAR		
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne	-				
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
17	FREEZE	When '1', hardware reads from the transmitter FIFO do not remove FIFO entries. Freeze will not advance the TX FIFO read pointer. Default Value: 0
16	CLEAR	When '1', the transmitter FIFO and transmitter shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3:0	TRIGGER_LEVEL	Trigger level. When the transmitter FIFO has less entries than the number of this field, a transmitter trigger event is generated. Default Value: 0



14.1.96 SCB1_TX_FIFO_STATUS

Transmitter FIFO status register.

Address: 0x40090208
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	ii ii	None			R				
HW Access	ii ii	None				W			
Name		None [7:5]				USED [4:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	R					None			
HW Access	W				None				
Name	SR_VALID				None [14:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne		R				
HW Access		No	one		W				
Name		None	[23:20]		RD_PTR [19:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		No	ne		R				
HW Access	1	No	one			\	V		
Name	ii ii	None	[31:28]		1	WR_PT	R [27:24]		

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read by the hardware. Default Value: 0
15	SR_VALID	Indicates whether the TX shift registers holds a valid data frame ('1') or not ('0'). The shift register can be considered the top of the TX FIFO (the data frame is not included in the USED field of the TX FIFO). The shift register is a working register and holds the data frame that is currently transmitted (when the protocol state machine is transmitting a data frame) or the data frame that is transmitted next (when the protocol state machine is not transmitting a data frame). Default Value: 0
4:0	USED	Amount of enties in the transmitter FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0



14.1.97 SCB1_TX_FIFO_WR

Transmitter FIFO write register.

Address: 0x40090240
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	W										
HW Access				F	₹						
Name				DATA	[7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access		W									
HW Access	R										
Name	DATA [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:241						

Bits	Name	Description
------	------	-------------

15:0 DATA Data frame written into the transmitter FIFO. Behavior is similar to that of a PUSH operation.

Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.

A write to a full TX FIFO sets INTR_TX.OVERFLOW to '1'.



14.1.98 SCB1_RX_CTRL

Receiver control register.
Address: 0x40090300
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one			F	RW	
HW Access		None					R	
Name		None [7:4]				DATA_W	/IDTH [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access		RW	RW					
HW Access	None							R
Name		None [15:10]						MSB_FIRS
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
9	MEDIAN	Median filter. When '1', a digital 3 taps median filter is performed on input interface lines. This filter should reduce the susceptability to errors. However, its requires higher oversampling values. For UART IrDA submode, this field should always be '1'. Default Value: 0
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3:0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the expected amount of bits in received data frame. This number does not include start, parity and stop bits. For UART mode, the valid range is [3, 8]. For SPI, the valid range is [3, 15]. For I2C the only valid value is 7. In EZ mode (for both SPI and I2C), the only valid value is 7. Default Value: 7



14.1.99 SCB1_RX_FIFO_CTRL

Receiver FIFO control register.

Address: 0x40090304 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		No	one			R	W			
HW Access		No	one				R			
Name		None	e [7:4]			TRIGGER_	LEVEL [3:0]			
Bits	15	15 14 13 12 11 10								
SW Access		None								
HW Access		None								
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access			No	ne			RW	RW		
HW Access			No	ne			R	R		
Name			None [[23:18]			FREEZE	CLEAR		
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne	-				
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
17	FREEZE	When '1', hardware writes to the receiver FIFO have no effect. Freeze will not advance the RX FIFO write pointer. Default Value: 0
16	CLEAR	When '1', the receiver FIFO and receiver shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3:0	TRIGGER_LEVEL	Trigger level. When the receiver FIFO has more entries than the number of this field, a receiver trigger event is generated. Default Value: 0



14.1.100 SCB1_RX_FIFO_STATUS

Receiver FIFO status register.

Address: 0x40090308
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None			R				
HW Access	Ï	None				W			
Name		None [7:5]				USED [4:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	R					None			
HW Access	W				None				
Name	SR_VALID None [14:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne		R				
HW Access		No	one		W				
Name		None	[23:20]			RD_PTF	R [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access	ii ii	No	ne			F	₹		
HW Access	1	None				V	V		
Name		None I	[31:28]		WR_PTR [27:24]				

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written by the hardware. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read. Default Value: 0
15	SR_VALID	Indicates whether the RX shift registers holds a (partial) valid data frame ('1') or not ('0'). The shift register can be considered the bottom of the RX FIFO (the data frame is not included in the USED field of the RX FIFO). The shift register is a working register and holds the data frame that is currently being received (when the protocol state machine is receiving a data frame). Default Value: 0
4:0	USED	Amount of enties in the receiver FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0



14.1.101 SCB1_RX_MATCH

Slave address and mask register.

Address: 0x40090310 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access				F	₹						
Name				ADDF	R [7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access				No	ne			<u>'</u>			
HW Access	None										
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				R	W						
HW Access				F	₹						
Name				MASK	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None	31:241						

Bits	Name	Description
23 : 16	MASK	Slave device address mask. This field is a mask that specifies which of the slave address bits take part in the matching. MATCH = ((ADDR & MASK) == ("slave address" & MASK)). Default Value: 0
7:0	ADDR	Slave device address.

In UART multi-processor mode, all 8 bits are used.

In I2C slave mode, only bits 7 down to 1 are used. This reflects the organization of the first transmitted byte in a I2C transfer: the first 7 bits represent the address of the addressed slave, and the last 1 bit is a read/write indicator ('0': write, '1': read).



14.1.102 SCB1_RX_FIFO_RD

Receiver FIFO read register.

Address: 0x40090340 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access				V	/					
Name				DATA	[7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				F	<u> </u>					
HW Access	W									
Name	DATA [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31·241					

Bits	Name	Description
------	------	-------------

15:0 DATA

Data read from the receiver FIFO. Reading a data frame will remove the data frame from the FIFO; i.e. behavior is similar to that of a POP operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.

A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'.

When this register is read through the debugger, the data frame will not be removed from the FIFO. Similar in operation to RX_FIFO_RD_SILENT



14.1.103 SCB1_RX_FIFO_RD_SILENT

Receiver FIFO read register.

Address: 0x40090344
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access				V	V						
Name				DATA	[7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access		R									
HW Access	W										
Name	DATA [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:241						

Bits	Name	Description
------	------	-------------

15 : 0 DATA

Data read from the receiver FIFO. Reading a data frame will NOT remove the data frame from the FIFO; i.e. behavior is similar to that of a PEEK operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.

A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'.



14.1.104 SCB1_EZ_DATA0

Memory buffer registers.
Address: 0x40090400
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.105 SCB1_EZ_DATA1

Memory buffer registers.
Address: 0x40090404
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.106 SCB1_EZ_DATA2

Memory buffer registers.
Address: 0x40090408
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.107 SCB1_EZ_DATA3

Memory buffer registers.
Address: 0x4009040C
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.108 SCB1_EZ_DATA4

Memory buffer registers.
Address: 0x40090410
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.109 SCB1_EZ_DATA5

Memory buffer registers.
Address: 0x40090414
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.110 SCB1_EZ_DATA6

Memory buffer registers.
Address: 0x40090418
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.111 SCB1_EZ_DATA7

Memory buffer registers.
Address: 0x4009041C
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	31 30 29 28 27 26 25 24									
SW Access				No	ne						
HW Access				No	ne						
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.112 SCB1_EZ_DATA8

Memory buffer registers.
Address: 0x40090420
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	N						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access			'	No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		None									
HW Access				No	ne						
Name				None [31:241						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.113 SCB1_EZ_DATA9

Memory buffer registers.
Address: 0x40090424
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.114 SCB1_EZ_DATA10

Memory buffer registers.
Address: 0x40090428
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	ne					
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	ne					
HW Access				No	ne					
Name				None [24.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.115 SCB1_EZ_DATA11

Memory buffer registers.
Address: 0x4009042C
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.116 SCB1_EZ_DATA12

Memory buffer registers.
Address: 0x40090430
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.117 SCB1_EZ_DATA13

Memory buffer registers.
Address: 0x40090434
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.118 SCB1_EZ_DATA14

Memory buffer registers.
Address: 0x40090438
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.119 SCB1_EZ_DATA15

Memory buffer registers.
Address: 0x4009043C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.120 SCB1_EZ_DATA16

Memory buffer registers.
Address: 0x40090440
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.121 SCB1_EZ_DATA17

Memory buffer registers.
Address: 0x40090444
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.122 SCB1_EZ_DATA18

Memory buffer registers.
Address: 0x40090448
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.123 SCB1_EZ_DATA19

Memory buffer registers.
Address: 0x4009044C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.124 SCB1_EZ_DATA20

Memory buffer registers.
Address: 0x40090450
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.125 SCB1_EZ_DATA21

Memory buffer registers.
Address: 0x40090454
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	ne					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.126 SCB1_EZ_DATA22

Memory buffer registers.
Address: 0x40090458
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.127 SCB1_EZ_DATA23

Memory buffer registers.
Address: 0x4009045C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.128 SCB1_EZ_DATA24

Memory buffer registers.
Address: 0x40090460
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access				No	ne						
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	31 30 29 28 27 26 25 24									
SW Access		None									
HW Access				No	ne						
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.129 SCB1_EZ_DATA25

Memory buffer registers.
Address: 0x40090464
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	ne					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.130 SCB1_EZ_DATA26

Memory buffer registers.
Address: 0x40090468
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	one					
Name		None [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		None								
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.131 SCB1_EZ_DATA27

Memory buffer registers.
Address: 0x4009046C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name	None [31:24]									

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.132 SCB1_EZ_DATA28

Memory buffer registers.
Address: 0x40090470
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access	None										
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.133 SCB1_EZ_DATA29

Memory buffer registers.
Address: 0x40090474
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access	None										
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.134 SCB1_EZ_DATA30

Memory buffer registers.
Address: 0x40090478
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access	None										
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.135 SCB1_EZ_DATA31

Memory buffer registers.
Address: 0x4009047C
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				R'	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access	None										
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



14.1.136 SCB1_INTR_CAUSE

Active clocked interrupt signal register

Address: 0x40090E00 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	No	ne	R	R	R	R	R	R		
HW Access	No	ne	W	W	W	W	W	W		
Name	None	None [7:6]		I2C_EC	RX	TX	S	М		
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access	None									
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31:241					

Bits	Name	Description
5	SPI_EC	Externally clocked SPI interrupt active ("interrupt_spi_ec"): INTR_SPI_EC_MASKED != 0. Default Value: 0
4	I2C_EC	Externally clock I2C interrupt active ("interrupt_i2c_ec"): INTR_I2C_EC_MASKED != 0. Default Value: 0
3	RX	Receiver interrupt active ("interrupt_rx"): INTR_RX_MASKED != 0. Default Value: 0
2	TX	Transmitter interrupt active ("interrupt_tx"): INTR_TX_MASKED != 0. Default Value: 0
1	S	Slave interrupt active ("interrupt_slave"): INTR_S_MASKED != 0. Default Value: 0
0	М	Master interrupt active ("interrupt_master"): INTR_M_MASKED != 0. Default Value: 0



14.1.137 SCB1_INTR_I2C_EC

Externally clocked I2C interrupt request register

Address: 0x40090E80 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		No	ne		RW1C	RW1C	RW1C	RW1C			
HW Access		No	ne		А	А	А	А			
Name		None	e [7:4]		EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP			
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access	None										
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	one						
Name				None	[31:24]						

Bits	Name	Description
3	EZ_READ_STOP	STOP detection after a read transfer occurred. Activated on the end of a read transfer (I2C STOP). This event is an indication that a buffer memory location has been read from.
		Only available for a slave request with an address match, in EZ and CMD_RESP modes, when CTRL.EC_OP_MODE is '1'. Default Value: 0
2	EZ_WRITE_STOP	STOP detection after a write transfer occurred. Activated on the end of a write transfer (I2C STOP). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.
		Only available for a slave request with an address match, in EZ and CMD_RESP modes, when CTRL.EC_OP_MODE is '1'. Default Value: 0
1	EZ_STOP	STOP detection. Activated on the end of a every transfer (I2C STOP).
		Only available for a slave request with an address match, in EZ and CMD_RESP modes, when CTRL.EC_OP_MODE is '1'. Default Value: 0



(continued)

0 WAKE_UP Wake up request. Active on incoming slave request (with address match).

Only used when CTRL.EC_AM_MODE is '1'. Default Value: 0



14.1.138 SCB1_INTR_I2C_EC_MASK

Externally clocked I2C interrupt mask register

Address: 0x40090E88 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		No	ne		RW	RW	RW	RW			
HW Access		No	one		R	R	R	R			
Name		None	e [7:4]		EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP			
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access	None										
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	one						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0



14.1.139 SCB1_INTR_I2C_EC_MASKED

Externally clocked I2C interrupt masked register

Address: 0x40090E8C Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		No	ne		R	R	R	R			
HW Access		No	one		W	W	W	W			
Name		None	e [7:4]		EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP			
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access	None										
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	one						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0



14.1.140 SCB1_INTR_SPI_EC

Externally clocked SPI interrupt request register

Address: 0x40090EC0 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access		None				А	А	А
Name	None [7:4]				EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	STOP detection after a read transfer occurred. Activated on the end of a read transfer (SPI deselection). This event is an indication that a buffer memory location has been read from.
		Only used in EZ and CMD_RESP modes and when CTRL.EC_OP_MODE is '1'. Default Value: 0
2	EZ_WRITE_STOP	STOP detection after a write transfer occurred. Activated on the end of a write transfer (SPI deselection). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.
		Only used in EZ and CMD_RESP modes and when CTRL.EC_OP_MODE is '1'. Default Value: 0
1	EZ_STOP	STOP detection. Activated on the end of a every transfer (SPI deselection).
		Only available in EZ and CMD_RESP mode and when CTRL.EC_OP_MODE is '1'. Default Value: 0



(continued)

0 WAKE_UP Wake up request. Active on incoming slave request when externally clocked selection is '1'.

Only used when CTRL.EC_AM_MODE is '1'. Default Value: 0



14.1.141 SCB1_INTR_SPI_EC_MASK

Externally clocked SPI interrupt mask register

Address: 0x40090EC8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	ne		RW	RW	RW	RW
HW Access		No	ne		R	R	R	R
Name	None [7:4]			EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP	
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access				No	one			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0



14.1.142 SCB1_INTR_SPI_EC_MASKED

Externally clocked SPI interrupt masked register

Address: 0x40090ECC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	ne		R	R	R	R
HW Access		No	one		W	W	W	W
Name		None [7:4]				EZ_WRITE _STOP	EZ_STOP	WAKE_UP
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access		None						
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0



14.1.143 SCB1_INTR_M

Master interrupt request register.

Address: 0x40090F00
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None			None	RW1C	RW1C	RW1C
HW Access		None		RW1S	None	RW1S	RW1S	RW1S
Name		None [7:5]			None	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	15 14 13			11	10	9	8
SW Access			No	one			RW1C	RW1C
HW Access			No	one			RW1S	RW1S
Name					I2C_BUS_E RROR			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne	1	-	1
HW Access		None						
Name				None [31:24]			

Bits	Name	Description
9	SPI_DONE	SPI master transfer done event: all data frames in the transmit FIFO are sent and the transmit FIFO is empty. Default Value: 0
8	I2C_BUS_ERROR	I2C master bus error (unexpected detection of START or STOP condition). Default Value: 0
4	I2C_STOP	I2C master STOP. Set to '1', when the master has transmitted a STOP. Default Value: 0
2	I2C_ACK	I2C master acknowledgement. Set to '1', when the master receives a ACK (typically after the master transmitted the slave address or TX data). Default Value: 0
1	I2C_NACK	I2C master negative acknowledgement. Set to '1', when the master receives a NACK (typically after the master transmitted the slave address or TX data). Default Value: 0
0	I2C_ARB_LOST	I2C master lost arbitration: the value driven by the master on the SDA line is not the same as the value observed on the SDA line. Default Value: 0



14.1.144 SCB1_INTR_M_SET

Master interrupt set request register

Address: 0x40090F04
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1S	None	RW1S	RW1S	RW1S
HW Access		None		Α	None	А	А	А
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access			No	one			RW1S	RW1S
HW Access			No	one	•			А
Name					I2C_BUS_E RROR			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None [[31:24]			

Bits	Name	Description
9	SPI_DONE	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



14.1.145 SCB1_INTR_M_MASK

Master interrupt mask register.

Address: 0x40090F08 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None			None	RW	RW	RW
HW Access		None		R	None	R	R	R
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access			No	ne			RW	RW
HW Access			No	one			R	R
Name					I2C_BUS_E RROR			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
9	SPI_DONE	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0



14.1.146 SCB1_INTR_M_MASKED

Master interrupt masked request register

Address: 0x40090F0C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	None	R	R	R
SVV Access		None		, ,	None	K	K	K
HW Access		None		W	None	W	W	W
Name		None [7:5]			None	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access			No	one			R	R
HW Access			No	one			W	W
Name	None [15:10] SPI_DONE R				I2C_BUS_E RROR			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
9	SPI_DONE	Logical and of corresponding request and mask bits. Default Value: 0
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0



14.1.147 SCB1_INTR_S

Slave interrupt request register.

Address: 0x40090F40
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access		None			RW1C	RW1C	RW1C	RW1C
HW Access		None			RW1S	RW1S	RW1S	RW1S
Name		None [15:12]			SPI_BUS_E RROR	SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
11	SPI_BUS_ERROR	SPI slave deselected at an unexpected time in the SPI transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0
10	SPI_EZ_STOP	SPI slave deselected after any EZ SPI transfer occurred. Default Value: 0
9	SPI_EZ_WRITE_STOP	SPI slave deselected after a write EZ SPI transfer occurred. Default Value: 0
8	I2C_BUS_ERROR	I2C slave bus error (unexpected detection of START or STOP condition). This should not occur, it represents erroneous I2C bus behavior. In case of a bus error, the I2C slave state machine abort the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0



is '0'), this field is set when the event is detected. Default Value: 0 Default Value: 0 12C_ADDR_MATCH 12C slave matching address received. If CTRLADDR_ACCEPT, the received address matching (CTRLEC_AM_MODE is '1') and internally clocked operation (CTRLEC_OP_MODE is '0'), his field is set when the event is detected. Default Value: 0 12C_START 12C slave START received. Set to '1', when START or REPEATED START event is detected. In the case of externally clocked address matching (CTRLEC_AM_MODE is '1') AND clock stretching is performed (I2C_CTRLS_NOT_READY_ADDR_NACK is '0'), his field is NOT set. The Firmware should use INTR_S_EC_WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_SI2C_GENERAL. Default Value: 0 12C_STOP 12C_STOP event for I2C (read or write) transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfer separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfer separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfer separated by a RE-PEATED START event is included in this interrupt cause such that the I2C transfer separated by a RE-PEATED START event is included in this interrupt causes such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt causes such that the I2C transfers separated by a RE-PEATED START event is included in this interrupt causes such that the I2C transfers separated by a RE-PEATED START can be distinguished and potentially	7	I2C_GENERAL	I2C slave general call address received. If CTRL.ADDR_ACCEPT, the received address 0x00 (including the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '10') and internally clocked operation (CTRL.EC_OP_MODE is '10').
the RW biti) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC.AM_MODE is '17) and internally clocked operation (CTRL.EC_OP_MODE is '07), this field is set when the event is detected. Default Value: 0 5			
In the case of externally clocked address matching (CTRL.EC.AM_MODE is '1') AND clock stretching is performed (I2C_CTRL.S_NOT_READY_ADDR_NACK is '0'), this field is NOT set. The Firmware should use INTR_S_EC_WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_S.I2C_GENERAL. Default Value: 0 12C_STOP	6	I2C_ADDR_MATCH	the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '0'), this field is set when the event is detected.
stretching is performed (IZC_CTRLS_NOT_READY_ADDR_NACK is '0'), this field is NOT set. The Firmware should use INTR_S_EC.WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_S.I2C_GENERAL. Default Value: 0 12C_STOP 2C_STOP 2C_STOP 2C_STOP 2C_STOP Years for IZC_(read or write) transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the IZC transfers separated by a RE-PEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second IZC transfer (after a REPEATED START) may be to a different slave address. The event is detected on any IZC transfer intended for this slave. Note that a IZC address intended for the slave (address is MacKd or NACK'd. Default Value: 0 12C_WRITE_STOP 2C_STOP event for IZC write transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is included in this interrupt cause such that the IZC transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second IZC transfer (after a REPEATED START) may be to a different slave address. In non EZ mode, the event is detected on any IZC write transfer intended for this slave. Note that a IZC_write address intended for the slave (address is matching and a it is a write transfer) will result in a IZC_WRITE_STOP event independent of whether the IZC address is ACK'd or NACK'd. In EZ mode, the event is detected on IZC write transfers that have EZ data written to the memory structure (an IZC write transfer that only communicates an IZC address and EZ address, will not result in this event being detected). Default Value: 0 1 IZC_NACK IZC slave secknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 1 IZC_NACK IZC slave sequality acknowledgement received. Set to '1', when the slave rece	5	I2C_START	I2C slave START received. Set to '1', when START or REPEATED START event is detected.
formed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the !2C transfers separated by a RE-PEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second !2C transfer (after a REPEATED START) may be to a different slave address. The event is detected on any !2C transfer intended for this slave. Note that a !2C address intended for the slave (address is ACK'd or NACK'd. Default Value: 0 12C STOP event for !2C write transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the !2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second !2C transfer (after a REPEATED START) may be to a different slave address. In non EZ mode, the event is detected on any !2C write transfer intended for this slave. Note that a !2C write address intended for the slave (address is matching and a it is a write transfer) will result in a !2C_WRITE_STOP event independent of whether the !2C address is ACK'd or NACK'd. In EZ mode, the event is detected only on !2C write transfers that have EZ data written to the memory structure (an !2C write transfer that only communicates an !2C address and EZ address, will not result in this event being detected). Default Value: 0 1 I2C_ACK 12C slave acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 1 I2C_ARB_LOST 12C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the !2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this			stretching is performed (I2C_CTRL.S_NOT_READY_ADDR_NACK is '0'), this field is NOT set. The Firmware should use INTR_S_EC.WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_S.I2C_GENERAL.
ed for the slave (address is matching) will result in a I2C_STOP event independent of whether the I2C address is ACK'd or NACK'd. Default Value: 0 12C_WRITE_STOP 12C_STOP event for I2C write transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START event is detected on any I2C write transfer intended for this slave. Note that a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or NACK'd. In EZ mode, the event is detected only on I2C write transfers that have EZ data written to the memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected). Default Value: 0 12C_ACK 12C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data). Default Value: 0 12C_NACK 12C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 12C_ARB_LOST 12C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in	4	I2C_STOP	formed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note
Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second I2C transfer (after a REPEATED START) may be to a different slave address. In non EZ mode, the event is detected on any I2C write transfer intended for this slave. Note that a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or NACK'd. In EZ mode, the event is detected only on I2C write transfers that have EZ data written to the memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected). Default Value: 0 1 I2C_ACK I2C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data). Default Value: 0 1 I2C_NACK I2C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 1 I2C_ARB_LOST I2C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.			ed for the slave (address is matching) will result in a I2C_STOP event independent of whether the I2C address is ACK'd or NACK'd.
a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or NACK'd. In EZ mode, the event is detected only on I2C write transfers that have EZ data written to the memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected). Default Value: 0 12C_ACK I2C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data). Default Value: 0 I2C_NACK I2C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 I2C_ARB_LOST I2C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.	3	I2C_WRITE_STOP	Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second
memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected). Default Value: 0 12C_ACK 12C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data). Default Value: 0 12C_NACK 12C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 0 12C_ARB_LOST 12C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.			a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or
the slave transmitted TX data). Default Value: 0 1 I2C_NACK I2C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0 0 I2C_ARB_LOST I2C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.			memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected).
ically after the slave transmitted TX data). Default Value: 0 12C_ARB_LOST 12C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.	2	I2C_ACK	the slave transmitted TX data).
on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.	1	I2C_NACK	ically after the slave transmitted TX data).
	0	I2C_ARB_LOST	on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine aborts the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.



14.1.148 SCB1_INTR_S_SET

Slave interrupt set request register.

Address: 0x40090F44
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	А	Α	Α	А	Α	А	А	Α
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access		None			RW1S	RW1S	RW1S	RW1S
HW Access		None			А	А	А	А
Name		None [15:12]			SPI_BUS_E RROR	SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
11	SPI_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
10	SPI_EZ_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
9	SPI_EZ_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



14.1.149 SCB1_INTR_S_MASK

Slave interrupt mask register.

Address: 0x40090F48
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access	Ï	No	ne		RW	RW	RW	RW
HW Access		None			R	R	R	R
Name		None [15:12]			SPI_BUS_E RROR	SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access	Ï	None						
Name				None	[31:24]			

Bits	Name	Description
11	SPI_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
10	SPI_EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	SPI_EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Mask bit for corresponding bit in interrupt request register. Default Value: 0



4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0



14.1.150 SCB1_INTR_S_MASKED

Slave interrupt masked request register

Address: 0x40090F4C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access		None			R	R	R	R
HW Access		None			W	W	W	W
Name		None [15:12]			SPI_BUS_E RROR	SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
11	SPI_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
10	SPI_EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
9	SPI_EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	I2C_GENERAL	Logical and of corresponding request and mask bits. Default Value: 0
6	I2C_ADDR_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
5	I2C_START	Logical and of corresponding request and mask bits. Default Value: 0



4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
3	I2C_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0



14.1.151 SCB1_INTR_TX

Transmitter interrupt request register.

Address: 0x40090F80
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	No	ne	RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	No	one	RW1S	RW1S
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None	9 [3:2]	NOT_FULL	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access			None			RW1C	RW1C	RW1C
HW Access		None RW1S RW1S RW						RW1S
Name		None [15:11]					UART_DON E	UART_NAC K
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
10	UART_ARB_LOST	UART lost arbitration: the value driven on the TX line is not the same as the value observed on the RX line. This condition event is usefull when transmitter and receiver share a TX/RX line. This is the case in LIN or SmartCard modes. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
9	UART_DONE	UART transmitter done event. This happens when the IP is done transferring all data in the TX FIFO; i.e. EMPTY is '1'. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
8	UART_NACK	UART transmitter received a negative acknowledgement in SmartCard mode. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
7	BLOCKED	SW cannot get access to the EZ memory (EZ data access), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'. Default Value: 0



6	UNDERFLOW	Attempt to read from an empty TX FIFO. This happens when SCB is ready to transfer data and EMPTY is '1'.
		Only used in FIFO mode. Default Value: 0
5	OVERFLOW	Attempt to write to a full TX FIFO.
		Only used in FIFO mode. Default Value: 0
4	EMPTY	TX FIFO is empty; i.e. it has 0 entries.
		Only used in FIFO mode. Default Value: 0
1	NOT_FULL	TX FIFO is not full. Dependent on CTRL.BYTE_MODE: BYTE_MODE is '0': # entries != FF_DATA_NR/2. BYTE_MODE is '1': # entries != FF_DATA_NR.
		Only used in FIFO mode. Default Value: 0
0	TRIGGER	Less entries in the TX FIFO than the value specified by TX_FIFO_CTRL.
		Only used in FIFO mode. Default Value: 0



14.1.152 SCB1_INTR_TX_SET

Transmitter interrupt set request register

Address: 0x40090F84
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	No	one	RW1S	RW1S
HW Access	A	А	Α	Α	No	one	Α	А
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None	9 [3:2]	NOT_FULL	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access			None			RW1S	RW1S	RW1S
HW Access		None A A						А
Name		None [15:11]					UART_DON E	UART_NAC K
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
10	UART_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
9	UART_DONE	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	UART_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



1 NOT_FULL Write with '1' to set corresponding bit in interrupt request register.

Default Value: 0

0 TRIGGER Write with '1' to set corresponding bit in interrupt request register.

Default Value: 0



14.1.153 SCB1_INTR_TX_MASK

Transmitter interrupt mask register.

Address: 0x40090F88 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	No	one	RW	RW
HW Access	R	R	R	R	No	one	R	R
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access			None			RW	RW	RW
HW Access		None R R R						R
Name		None [15:11]					UART_DON E	UART_NAC K
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name		None [31:24]						

Bits	Name	Description
10	UART_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	UART_DONE	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	UART_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0



1 NOT_FULL Mask bit for corresponding bit in interrupt request register.

Default Value: 0

0 TRIGGER Mask bit for corresponding bit in interrupt request register.

Default Value: 0



14.1.154 SCB1_INTR_TX_MASKED

Transmitter interrupt masked request register

Address: 0x40090F8C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	No	ne	R	R
HW Access	W	W	W	W	None W W			W
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None [3:2] NOT_FULL			TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access			None			R	R	R
HW Access		None						W
Name		None [15:11]					UART_DON E	UART_NAC K
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None [[31:24]			

Bits	Name	Description
10	UART_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0
9	UART_DONE	Logical and of corresponding request and mask bits. Default Value: 0
8	UART_NACK	Logical and of corresponding request and mask bits. Default Value: 0
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
4	EMPTY	Logical and of corresponding request and mask bits. Default Value: 0





1 NOT_FULL Logical and of corresponding request and mask bits.

Default Value: 0

0 TRIGGER Logical and of corresponding request and mask bits.

Default Value: 0



14.1.155 SCB1_INTR_RX

Receiver interrupt request register.

Address: 0x40090FC0
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	None	RW1C	RW1C	None	RW1C
HW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access		No	ne		RW1C	RW1C	RW1C	RW1C
HW Access		None				RW1S	RW1S	RW1S
Name		None [15:12]			BREAK_DE TECT	BAUD_DET ECT	PARITY_ER ROR	FRAME_ER ROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access			1	No	one	1	1	
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
11	BREAK_DETECT	Break detection is successful: the line is '0' for UART_RX_CTRL.BREAK_WIDTH + 1 bit period. Can occur at any time to address unanticipated break fields; i.e. "break-in-data" is supported. This feature is supported for the UART standard and LIN submodes. For the UART standard submodes, ongoing receipt of data frames is NOT affected; i.e. Firmware is ecpected to take the proper action. For the LIN submode, possible ongoing receipt of a data frame is stopped and the (partially) received data frame is dropped and baud rate detection is started. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
10	BAUD_DETECT	LIN baudrate detection is completed. The receiver software uses the UART_RX_STATUS.BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0



9	PARITY_ERROR	Parity error in received data frame. Set to '1', when event is detected. Write with '1' to clear bit. If UART_RX_CTL.DROP_ON_PARITY_ERROR is '1', the received frame is dropped. If UART_RX_CTL.DROP_ON_PARITY_ERROR is '0', the received frame is send to the RX FIFO. In SmartCard submode, negatively acknowledged data frames generate a parity error. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO. Default Value: 0
8	FRAME_ERROR	Frame error in received data frame. Set to '1', when event is detected. Write with '1' to clear bit. This can be either a start or stop bit(s) error: Start bit error: after the detection of the beginning of a start bit period (RX line changes from '1' to '0'), the middle of the start bit period is sampled erroneously (RX line is '1'). Note: a start bit error is detected BEFORE a data frame is received. Stop bit error: the RX line is sampled as '0', but a '1' was expected. Note: a stop bit error may result in failure to receive successive data frame(s). Note: a stop bit error is detected AFTER a data frame is received.
		A stop bit error is detected after a data frame is received, and the UART_RX_CTL.DROP_ON_FRAME_ERROR field specifies whether the received frame is dropped or send to the RX FIFO. If UART_RX_CTL.DROP_ON_FRAME_ERROR is '1', the received data frame is dropped. If UART_RX_CTL.DROP_ON_FRAME_ERROR is '0', the received data frame is send to the RX FIFO. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO; i.e. the RX FIFO does not have error flags to tag erroneous data frames. Default Value: 0
7	BLOCKED	SW cannot get access to the EZ memory (EZ_DATA accesses), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'. Default Value: 0
6	UNDERFLOW	Attempt to read from an empty RX FIFO.
		Only used in FIFO mode. Default Value: 0
5	OVERFLOW	Attempt to write to a full RX FIFO. Note: in I2C mode, the OVERFLOW is set when a data frame is received and the RX FIFO is full, independent of whether it is ACK'd or NACK'd.
		Only used in FIFO mode. Default Value: 0
3	FULL	RX FIFO is full. Note that received data frames are lost when the RX FIFO is full. Dependent on CTRL.BYTE_MODET: BYTE_MODE is '0': # entries == FF_DATA_NR/2. BYTE_MODE is '1': # entries == FF_DATA_NR.
		Only used in FIFO mode. Default Value: 0
2	NOT_EMPTY	RX FIFO is not empty.
		Only used in FIFO mode. Default Value: 0
0	TRIGGER	More entries in the RX FIFO than the value specified by TRIGGER_LEVEL in SCB_RX_FIFO_CTL.
		Only used in FIFO mode. Default Value: 0



14.1.156 SCB1_INTR_RX_SET

Receiver interrupt set request register.

Address: 0x40090FC4
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S
HW Access	A	А	Α	None	Α	Α	None	Α
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access	None			RW1S	RW1S	RW1S	RW1S	
HW Access		None			А	А	А	А
Name		None [15:12]			BREAK_DE TECT	BAUD_DET ECT	PARITY_ER ROR	FRAME_ER ROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access			1	No	one	1	1	
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
11	BREAK_DETECT	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
10	BAUD_DETECT	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
9	PARITY_ERROR	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
8	FRAME_ERROR	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
7	BLOCKED	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0



3	FULL	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
2	NOT_EMPTY	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
0	TRIGGER	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



14.1.157 SCB1_INTR_RX_MASK

Receiver interrupt mask register.

Address: 0x40090FC8 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	None	RW	RW	None	RW
HW Access	R	R	R	None	R	R	None	R
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access	None			RW	RW	RW	RW	
HW Access		None			R	R	R	R
Name		None [15:12]			BREAK_DE TECT	BAUD_DET ECT	PARITY_ER ROR	FRAME_ER ROR
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access				No	one			
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access			1	No	one	1		
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
11	BREAK_DETECT	Mask bit for corresponding bit in interrupt request register. Default Value: 0
10	BAUD_DETECT	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	PARITY_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	FRAME_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0



3	FULL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	NOT_EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Mask bit for corresponding bit in interrupt request register. Default Value: 0



14.1.158 SCB1_INTR_RX_MASKED

Receiver interrupt masked request register

Address: 0x40090FCC Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	None	R	R	None	R
HW Access	W	W	W	None	W	W	None	W
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access	None			R	R	R	R	
HW Access	None			W	W	W	W	
Name		None [15:12]			BREAK_DE TECT	BAUD_DET ECT	PARITY_ER ROR	FRAME_ER ROR
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access				No	one			
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
11	BREAK_DETECT	Logical and of corresponding request and mask bits. Default Value: 0
10	BAUD_DETECT	Logical and of corresponding request and mask bits. Default Value: 0
9	PARITY_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
8	FRAME_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0



3	FULL	Logical and of corresponding request and mask bits. Default Value: 0
2	NOT_EMPTY	Logical and of corresponding request and mask bits. Default Value: 0
0	TRIGGER	Logical and of corresponding request and mask bits. Default Value: 0

15 Supervisory Flash (SFLASH) Registers



This section discusses the SFLASH registers. It lists all the registers in mapping tables, in address order.

15.1 Register Details

Register Name	Address
SFLASH_SILICON_ID	Address = 0x0FFFF144
SFLASH_HIB_KEY_DELAY	Address = 0x0FFFF150
SFLASH_DPSLP_KEY_DELAY	Address = 0x0FFFF152
SFLASH_SWD_CONFIG	Address = 0x0FFFF154
SFLASH_SWD_LISTEN	Address = 0x0FFFF158
SFLASH_FLASH_START	Address = 0x0FFFF15C
SFLASH_CSDV2_CSD0_ADC_TRIM1	Address = 0x0FFFF160
SFLASH_CSDV2_CSD0_ADC_TRIM2	Address = 0x0FFFF161
SFLASH_SAR_TEMP_MULTIPLIER	Address = 0x0FFFF164
SFLASH_SAR_TEMP_OFFSET	Address = 0x0FFFF166
SFLASH_IMO_TCTRIM_LT0	Address = 0x0FFFF1CC
SFLASH_IMO_TCTRIM_LT1	Address = 0x0FFFF1CD
SFLASH_IMO_TCTRIM_LT2	Address = 0x0FFFF1CE
SFLASH_IMO_TCTRIM_LT3	Address = 0x0FFFF1CF
SFLASH_IMO_TCTRIM_LT4	Address = 0x0FFFF1D0
SFLASH_IMO_TCTRIM_LT5	Address = 0x0FFFF1D1
SFLASH_IMO_TCTRIM_LT6	Address = 0x0FFFF1D2
SFLASH_IMO_TCTRIM_LT7	Address = 0x0FFFF1D3
SFLASH_IMO_TCTRIM_LT8	Address = 0x0FFFF1D4
SFLASH_IMO_TCTRIM_LT9	Address = 0x0FFFF1D5
SFLASH_IMO_TCTRIM_LT10	Address = 0x0FFFF1D6
SFLASH_IMO_TCTRIM_LT11	Address = 0x0FFFF1D7
SFLASH_IMO_TCTRIM_LT12	Address = 0x0FFFF1D8
SFLASH_IMO_TCTRIM_LT13	Address = 0x0FFFF1D9
SFLASH_IMO_TCTRIM_LT14	Address = 0x0FFFF1DA
SFLASH_IMO_TCTRIM_LT15	Address = 0x0FFFF1DB
SFLASH_IMO_TCTRIM_LT16	Address = 0x0FFFF1DC



Register Name	Address
SFLASH_IMO_TCTRIM_LT17	Address = 0x0FFFF1DD
SFLASH_IMO_TCTRIM_LT18	Address = 0x0FFFF1DE
SFLASH_IMO_TCTRIM_LT19	Address = 0x0FFFF1DF
SFLASH_IMO_TCTRIM_LT20	Address = 0x0FFFF1E0
SFLASH_IMO_TCTRIM_LT21	Address = 0x0FFFF1E1
SFLASH_IMO_TCTRIM_LT22	Address = 0x0FFFF1E2
SFLASH_IMO_TCTRIM_LT23	Address = 0x0FFFF1E3
SFLASH_IMO_TCTRIM_LT24	Address = 0x0FFFF1E4
SFLASH_IMO_TRIM_LT0	Address = 0x0FFFF1E5
SFLASH_IMO_TRIM_LT1	Address = 0x0FFFF1E6
SFLASH_IMO_TRIM_LT2	Address = 0x0FFFF1E7
SFLASH_IMO_TRIM_LT3	Address = 0x0FFFF1E8
SFLASH_IMO_TRIM_LT4	Address = 0x0FFFF1E9
SFLASH_IMO_TRIM_LT5	Address = 0x0FFFF1EA
SFLASH_IMO_TRIM_LT6	Address = 0x0FFFF1EB
SFLASH_IMO_TRIM_LT7	Address = 0x0FFFF1EC
SFLASH_IMO_TRIM_LT8	Address = 0x0FFFF1ED
SFLASH_IMO_TRIM_LT9	Address = 0x0FFFF1EE
SFLASH_IMO_TRIM_LT10	Address = 0x0FFFF1EF
SFLASH_IMO_TRIM_LT11	Address = 0x0FFFF1F0
SFLASH_IMO_TRIM_LT12	Address = 0x0FFFF1F1
SFLASH_IMO_TRIM_LT13	Address = 0x0FFFF1F2
SFLASH_IMO_TRIM_LT14	Address = 0x0FFFF1F3
SFLASH_IMO_TRIM_LT15	Address = 0x0FFFF1F4
SFLASH_IMO_TRIM_LT16	Address = 0x0FFFF1F5
SFLASH_IMO_TRIM_LT17	Address = 0x0FFFF1F6
SFLASH_IMO_TRIM_LT18	Address = 0x0FFFF1F7
SFLASH_IMO_TRIM_LT19	Address = 0x0FFFF1F8
SFLASH_IMO_TRIM_LT20	Address = 0x0FFFF1F9
SFLASH_IMO_TRIM_LT21	Address = 0x0FFFF1FA
SFLASH_IMO_TRIM_LT22	Address = 0x0FFFF1FB
SFLASH_IMO_TRIM_LT23	Address = 0x0FFFF1FC
SFLASH_IMO_TRIM_LT24	Address = 0x0FFFF1FD



15.1.1 SFLASH_SILICON_ID

Silicon ID

Address: 0x0FFFF144 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	N			
HW Access				No	ne			
Name				ID [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	ID [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access	None							
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access				No	ne			
Name				None [31:241			

Bits	Name	Description
15:0	ID	Silicon ID
		Default Value: X



15.1.2 SFLASH_HIB_KEY_DELAY

Hibernate wakeup value for PWR_KEY_DELAY

Address: 0x0FFFF150 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	WAKEUP_HOLDOFF [7:0]							
Bits	15 14 13 12 11 10						9	8
SW Access	None					RW		
	None					R		
HW Access			No	ne				₹

Bits	Name	Description
------	------	-------------

9:0 WAKEUP_HOLDOFF

Delay (in 12MHz IMO clock cycles) to wait for references to settle on wakeup from hibernate/ deepsleep. PBOD is ignored and system does not resume until this delay expires. Note that the same delay on POR is hard-coded.

Default Value: X



15.1.3 SFLASH_DPSLP_KEY_DELAY

DeepSleep wakeup value for PWR_KEY_DELAY

Address: 0x0FFFF152 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access		R						
Name	WAKEUP_HOLDOFF [7:0]							
Bits	15	15 14 13 12 11 10						8
SW Access	None					RW		
HW Access		None					R	
	None [15:10]					WAKEUP_HOLDOFF [9:8]		

Bits	Name	Description
------	------	-------------

9:0 WAKEUP_HOLDOFF

Delay (in 12MHz IMO clock cycles) to wait for references to settle on wakeup from hibernate/ deepsleep. PBOD is ignored and system does not resume until this delay expires. Note that the same delay on POR is hard-coded.

Default Value: X



15.1.4 SFLASH_SWD_CONFIG

SWD pinout selector (not present in TSG4/TSG5-M)

Address: 0x0FFFF154 Retention: Retained

Bits	7 6 5 4 3 2 1							
SW Access	None							RW
HW Access	None							None
Name	None [7:1]						SWD_SELE CT	

Bits Name Description

0 SWD_SELECT 0: Use Primary SWD location

1: Use Alternate SWD location

Default Value: X



15.1.5 SFLASH_SWD_LISTEN

Listen Window Length Address: 0x0FFFF158 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name				CYCLE	S [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				R\	W				
HW Access		None							
Name	CYCLES [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				R\	W				
HW Access				No	ne				
Name				CYCLES	S [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				R	W				
HW Access				No	ne				
Name	CYCLES [31:24]								

Bits Name Description

31:0 CYCLES Number of clock cycles

Default Value: X



15.1.6 SFLASH_FLASH_START

Flash Image Start Address

Address: 0x0FFFF15C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name				ADDRE	SS [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		RW							
HW Access		None							
Name	ADDRESS [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				R'	W				
HW Access				No	ne				
Name				ADDRES	S [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				R'	W				
HW Access		None							
Name			ADDRESS [31:24]						

Bits Name Description

31:0 ADDRESS Start Address Default Value: X



15.1.7 SFLASH_CSDV2_CSD0_ADC_TRIM1

CSDV2 CSD0 ADC TRIM 1

Address: 0x0FFFF160 Retention: Retained

Bits	7	7 6 5 4 3 2 1 0							
SW Access		RW							
HW Access		None							
Name		CSD_ADC_CAL_LSB [7:0]							

Bits Name Description

7:0 CSD_ADC_CAL_LSB Low byte of CSDv2 Calibration

Default Value: X



15.1.8 SFLASH_CSDV2_CSD0_ADC_TRIM2

CSDV2 CSD0 ADC TRIM2

Address: 0x0FFFF161 Retention: Retained

Bits	7	7 6 5 4 3 2 1 0							
SW Access		RW							
HW Access		None							
Name		CSD_ADC_CAL_MSB [7:0]							

Bits Name Description

7:0 CSD_ADC_CAL_MSB High byte of CSDv2 Calibration

Default Value: X



15.1.9 SFLASH_SAR_TEMP_MULTIPLIER

SAR Temperature Sensor Multiplication Factor

Address: 0x0FFFF164 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		TEMP_MULTIPLIER [7:0]							
Bits	15	14	13	12	11	10	9	8	
SW Access				R	W				
HW Access	None								
	TEMP_MULTIPLIER [15:8]								

Bits	Name	Description
15 : 0	TEMP_MULTIPLIER	Multiplier value for SAR temperature sensor in fixed point 0.16 format. Note: this field exists in products that contain SAR (m0s8sar) only. Default Value: X



15.1.10 SFLASH_SAR_TEMP_OFFSET

SAR Temperature Sensor Offset

Address: 0x0FFFF166 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		TEMP_OFFSET [7:0]							
Bits	15	14	13	12	11	10	9	8	
SW Access				R	N				
HW Access	None								
	TEMP_OFFSET [15:8]								

Bits	Name	Description
15 : 0	TEMP_OFFSET	Offset value for SAR temperature sensor in fixed point 10.6 format. Note: this field exists in products that contain SAR (m0s8sar) only. Default Value: X



15.1.11 SFLASH_IMO_TCTRIM_LT0

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1CC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]						

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.12 SFLASH_IMO_TCTRIM_LT1

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1CD Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	RW		RW						
HW Access	None	R		R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.13 SFLASH_IMO_TCTRIM_LT2

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1CE Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.14 SFLASH_IMO_TCTRIM_LT3

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1CF Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None	R	W	RW					
HW Access	None	F	R		R				
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.15 SFLASH_IMO_TCTRIM_LT4

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1D0 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.16 SFLASH_IMO_TCTRIM_LT5

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D1 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None	R	W	RW					
HW Access	None	F	R		R				
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.17 SFLASH_IMO_TCTRIM_LT6

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1D2 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRIM [6:5]		STEPSIZE [4:0]						

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.18 SFLASH_IMO_TCTRIM_LT7

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1D3 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.19 SFLASH_IMO_TCTRIM_LT8

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1D4 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None	R	W	RW					
HW Access	None	R		R					
Name	None	TCTRI	TCTRIM [6:5]		;	STEPSIZE [4:0]		

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.20 SFLASH_IMO_TCTRIM_LT9

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1D5 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None	R	W	RW					
HW Access	None	F	₹	R					
Name	None	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.21 SFLASH_IMO_TCTRIM_LT10

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1D6 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None	R	W	RW					
HW Access	None	R		R					
Name	None	TCTRI	TCTRIM [6:5]		;	STEPSIZE [4:0]		

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.22 SFLASH_IMO_TCTRIM_LT11

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1D7 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None	R	W	RW					
HW Access	None	R		R					
Name	None	TCTRI	TCTRIM [6:5]		;	STEPSIZE [4:0]		

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.23 SFLASH_IMO_TCTRIM_LT12

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D8 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None	R	W	RW					
HW Access	None	R		R					
Name	None	TCTRI	TCTRIM [6:5]		;	STEPSIZE [4:0]		

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.24 SFLASH_IMO_TCTRIM_LT13

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1D9 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None	R	W	RW					
HW Access	None	F	₹	R					
Name	None	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.25 SFLASH_IMO_TCTRIM_LT14

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DA Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]						

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.26 SFLASH_IMO_TCTRIM_LT15

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DB Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]						

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.27 SFLASH_IMO_TCTRIM_LT16

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]						

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.28 SFLASH_IMO_TCTRIM_LT17

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DD Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]						

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.29 SFLASH_IMO_TCTRIM_LT18

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DE Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]						

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.30 SFLASH_IMO_TCTRIM_LT19

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1DF Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]						

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.31 SFLASH_IMO_TCTRIM_LT20

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E0 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None	R'	RW		RW						
HW Access	None	F	₹	R							
Name	None	TCTRI	M [6:5]		;	STEPSIZE [4:0]				

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.32 SFLASH_IMO_TCTRIM_LT21

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E1
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None	R	RW		RW						
HW Access	None	F	R		R						
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]							

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.33 SFLASH_IMO_TCTRIM_LT22

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E2 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None	R	RW		RW						
HW Access	None	F	₹	R							
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]							

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.34 SFLASH_IMO_TCTRIM_LT23

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E3
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None	R	RW		RW						
HW Access	None	F	₹	R							
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]							

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.35 SFLASH_IMO_TCTRIM_LT24

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E4
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None	R	RW		RW						
HW Access	None	F	₹	R							
Name	None	TCTRI	M [6:5]	STEPSIZE [4:0]							

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



15.1.36 SFLASH_IMO_TRIM_LT0

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E5 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				OFFSE	T [7:0]					

Bits Name Description
7:0 OFFSET Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH.
Default Value: X



15.1.37 SFLASH_IMO_TRIM_LT1

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E6
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				OFFSE	T [7:0]				

Bits Name Description
7:0 OFFSET Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH.
Default Value: X



15.1.38 SFLASH_IMO_TRIM_LT2

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E7 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access		None						
Name	OFFSET [7:0]							

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.39 SFLASH_IMO_TRIM_LT3

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access		None						
Name	OFFSET [7:0]							

Bits Name Description
7:0 OFFSET Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH.
Default Value: X



15.1.40 SFLASH_IMO_TRIM_LT4

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E9 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits Name Description
7:0 OFFSET Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH.
Default Value: X



15.1.41 SFLASH_IMO_TRIM_LT5

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1EA Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name		OFFSET [7:0]								

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.42 SFLASH_IMO_TRIM_LT6

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1EB Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name		OFFSET [7:0]									

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.43 SFLASH_IMO_TRIM_LT7

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EC Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name		OFFSET [7:0]									



15.1.44 SFLASH_IMO_TRIM_LT8

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1ED Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name		OFFSET [7:0]								

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.45 SFLASH_IMO_TRIM_LT9

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EE Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name		OFFSET [7:0]									



15.1.46 SFLASH_IMO_TRIM_LT10

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1EF Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name		OFFSET [7:0]									

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.47 SFLASH_IMO_TRIM_LT11

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F0 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name		OFFSET [7:0]									



15.1.48 SFLASH_IMO_TRIM_LT12

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1F1
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name		OFFSET [7:0]									

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.49 SFLASH_IMO_TRIM_LT13

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F2 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						



15.1.50 SFLASH_IMO_TRIM_LT14

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1F3
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						



15.1.51 SFLASH_IMO_TRIM_LT15

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1F4
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.52 SFLASH_IMO_TRIM_LT16

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1F5 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name	OFFSET [7:0]							

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.53 SFLASH_IMO_TRIM_LT17

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1F6
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name	OFFSET [7:0]							

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.54 SFLASH_IMO_TRIM_LT18

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1F7
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						



15.1.55 SFLASH_IMO_TRIM_LT19

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.56 SFLASH_IMO_TRIM_LT20

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1F9
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				OFFSE	T [7:0]				



15.1.57 SFLASH_IMO_TRIM_LT21

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1FA Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				OFFSE	T [7:0]				



15.1.58 SFLASH_IMO_TRIM_LT22

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1FB Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name				OFFSE	T [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.59 SFLASH_IMO_TRIM_LT23

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1FC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				OFFSE	T [7:0]					

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



15.1.60 SFLASH_IMO_TRIM_LT24

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1FD Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				OFFSE	T [7:0]					

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

16 SPC Interface (SPCIF) Registers



This section discusses the System Performance Controller Interface (SPCIF) registers. It lists all the registers in mapping tables, in address order.

16.1 Register Details

Register Name	Address
SPCIF_GEOMETRY	0x40110000
SPCIF_INTR	0x401107F0
SPCIF_INTR_SET	0x401107F4
SPCIF_INTR_MASK	0x401107F8
SPCIF_INTR_MASKED	0x401107FC



16.1.1 SPCIF_GEOMETRY

Flash/NVL geometry information

Address: 0x40110000 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		R								
HW Access		W								
Name		FLASH [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access	F	₹				R				
HW Access	V	V	W							
Name	SFLASH	H [15:14]		FLASH [13:8]						
Bits	23	22	21	20	19	18	17	16		
SW Access	F	₹	F	₹			R			
HW Access	V	V	V	V			W			
Name	FLASH_R(OW [23:22]	NUM_FLA	SH [21:20]		SFLAS	H [19:16]			
Bits	31	30	29	28	27	26	25	24		
SW Access	RW				None					
HW Access	None		None							
Name	DE_CPD_L P			None [30:24]						

Bits	Name	Description
31	DE_CPD_LP	0': SRAM busy wait loop has not been copied. '1': Busy wait loop has been written into SRAM. Default Value: 0
23:22	FLASH_ROW	Page size in 64 Byte multiples (chip dependent): "0": 64 byte "1": 128 byte "2": 192 byte "3": 256 byte

The page size is used to determine the number of Bytes in a page for Flash page based operations (e.g. PGM_PAGE).

Note: the field name FLASH_ROW is misleading, as this field specifies the number of Bytes in a page, rather than the number of Bytes in a row. In a single plane flash macro architecture, a page consists of a single row. However, in a multi plane flash macro architecture, a page consists of multiple rows from different planes.

Default Value: Undefined



(continued)

21:20 NUM_FLASH Number of flash macros (chip dependent):

"0": 1 flash macro
"1": 2 flash macros
"2": 3 flash macros
"3": 4 flash macros
Default Value: Undefined

19:14 SFLASH Supervisory flash capacity in 256 Byte multiples (chip dependent). If multiple flash macros are

present, this field provides the supervisory flash capacity of all flash macros together:

"0": 256 Bytes. "1": 2*256 Bytes.

...

"63": 64*256 Bytes. Default Value: Undefined

13:0 FLASH Regular flash capacity in 256 Byte multiples (chip dependent). If multiple flash macros are pres-

ent, this field provides the flash capacity of all flash macros together:

"0": 256 Bytes. "1": 2*256 Bytes.

...

"16383": 16384*256 Bytes. Default Value: Undefined



16.1.2 SPCIF_INTR

SPCIF interrupt request register

Address: 0x401107F0
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0							
SW Access		None													
HW Access		None													
Name				None [7:1]				TIMER							
Bits	15	15 14 13 12 11 10 9													
SW Access				No	ne			'							
HW Access		None													
Name		None [15:8]													
Bits	23	22	21	20	19	18	17	16							
SW Access				No	ne			'							
HW Access				No	ne										
Name				None	[23:16]										
Bits	31	30	29	28	27	26	25	24							
SW Access	None														
HW Access	None														
Name				None	[31:24]			None [31:24]							

Bits	Name	Description
0	TIMER	Timer counter value reaches "0". Set to '1', when event is detected. Write INTR field with '1', to clear bit. Write INTR_SET field with '1', to set bit. Default Value: 0



16.1.3 SPCIF_INTR_SET

SPCIF interrupt set request register

Address: 0x401107F4
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				None				RW1S		
HW Access				None				А		
Name				None [7:1]				TIMER		
Bits	15	15 14 13 12 11 10 9								
SW Access	None									
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne			'		
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne			1		
HW Access				No	ne					
Name				None	[31:24]					

Bits	Name	Description
0	TIMER	Write INTR_SET field with '1' to set corresponding INTR field. Default Value: 0



16.1.4 SPCIF_INTR_MASK

SPCIF interrupt mask register

Address: 0x401107F8
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None								
HW Access				None				R		
Name				None [7:1]				TIMER		
Bits	15	15 14 13 12 11 10 9								
SW Access	None									
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne			<u>'</u>		
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne			<u>'</u>		
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
0	TIMER	Mask for corresponding field in INTR register. Default Value: 0



16.1.5 SPCIF_INTR_MASKED

SPCIF interrupt masked request register

Address: 0x401107FC Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None								
HW Access				None				W		
Name				None [7:1]				TIMER		
Bits	15	15 14 13 12 11 10 9								
SW Access	None									
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
0	TIMER	Logical AND of corresponding request and mask fields.
		Default Value: 0

17 System Resources Sub System Registers



This section discusses the System Resources Sub System (SRSS) registers. It lists all the registers in mapping tables, in address order.

17.1 Register Details

Register Name	Address
PWR_CONTROL	0x40030000
PWR_KEY_DELAY	0x40030004
PWR_DDFT_SELECT	0x4003000C
TST_MODE	0x40030014
CLK_SELECT	0x40030028
CLK_ILO_CONFIG	0x4003002C
CLK_IMO_CONFIG	0x40030030
CLK_DFT_SELECT	0x40030034
WDT_DISABLE_KEY	0x40030038
WDT_COUNTER	0x4003003C
WDT_MATCH	0x40030040
SRSS_INTR	0x40030044
SRSS_INTR_SET	0x40030048
SRSS_INTR_MASK	0x4003004C
RES_CAUSE	0x40030054
CLK_IMO_SELECT	0x40030F08
CLK_IMO_TRIM1	0x40030F0C
CLK_IMO_TRIM2	0x40030F10
PWR_PWRSYS_TRIM1	0x40030F14
CLK_IMO_TRIM3	0x40030F18



17.1.1 PWR_CONTROL

Power Mode Control Address: 0x40030000 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	No	ne	R	R	R					
HW Access	No	ne	RW	RW		F	RW			
Name	None	[7:6]	LPM_READ Y	DEBUG_SE SSION						
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access	RW		None		R		RW	RW		
HW Access	A		None		RW R			R		
Name	EXT_VCCD		None [22:20]		SPARE	[19:18]	OVER_TEM P_THRESH	OVER_TEM P_EN		
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits	Name	Description
23	EXT_VCCD	Always write 0 except as noted below. Setting this bit turns off the active regulator and will lead to system reset (BOD) unless both Vddd and Vccd pins are supplied externally. This register bit only resets for XRES, POR, or a detected BOD. Default Value: 0
19 : 18	SPARE	Spare AHB readback bits that are hooked to PWR_PWRSYS_TRIM1.SPARE_TRIM[1:0] through spare logic equivalent to bitwise inversion. Engineering only. Default Value: 0
17	OVER_TEMP_THRESH	Over-temperature threshold. 0: TEMP_HIGH condition occurs between 120C and 125C. 1: TEMP_HIGH condition occurs between 60C and 75C (used for testing). Default Value: 0
16	OVER_TEMP_EN	Enables the die over temperature sensor. Must be enabled when using the TEMP_HIGH interrupt. Default Value: 0



(continued)

5 LPM_READY Indicates whether the low power mode regulator is ready to enter DEEPSLEEP mode.

0: If DEEPSLEEP mode is requested, device will enter SLEEP mode. When low power regula-

tors are ready, device will automatically enter the originally requested mode.

1: Normal operation.

Default Value: 0

4 DEBUG_SESSION Indicates whether a debug session is active (CDBGPWRUPREQ signal is 1)

Default Value: 0

0x0: NO_SESSION:No debug session active

0x1: SESSION_ACTIVE: Debug session is active

3:0 POWER_MODE Current power mode of the device.

Default Value: 0

0x0: RESET: RESET state 0x1: ACTIVE: ACTIVE state 0x2: SLEEP: SLEEP state

0x3: DEEP_SLEEP: DEEP_SLEEP state



17.1.2 PWR_KEY_DELAY

Power System Key Register

Address: 0x40030004 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access	R										
Name		WAKEUP_HOLDOFF [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access	None RW										
HW Access	None							R			
Name	None [15:10]							WAKEUP_HOLDOFF [9:8]			
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits Name Description

9:0 WAKEUP_HOLDOFF

Delay (number of HFCLK cycles) to wait for references to settle on wakeup from deepsleep. BOD is ignored and system does not resume until this delay expires. Note that the same delay on POR is hard-coded. The default assumes the output of the predivider is 48MHz + 3%. Firmware may scale this setting according to the fastest actual clock frequency that can occur when waking from DEEPSLEEP.

Default Value: 248



17.1.3 PWR_DDFT_SELECT

Power DDFT Mode Selection Register

Address: 0x4003000C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		R	W		RW					
HW Access		ı	₹			F	₹			
Name		DDFT1_	SEL [7:4]			DDFT0_	SEL [3:0]			
Bits	15	15 14 13 12 11 10 9								
SW Access	None									
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne	'				
HW Access				No	ne					
Name				None [31:24]					

Bits Name Description

7:4 DDFT1_SEL Select signal for power DDFT output #1

Default Value: 0

0x0: WAKEUP:

wakeup

0x1: AWAKE:

awake

0x2: ACT_POWER_EN:

act_power_en

0x3: ACT_POWER_UP:

act_power_up

0x4: ACT_POWER_GOOD:

act_power_good

0x5: ACT_REF_VALID:

act_ref_valid

0x6: ACT_REG_VALID:

act_reg_valid



(continued)

3:0

DDFT0_SEL

0x7: ACT_COMP_OUT:

act_comp_out

0x8: ACT_TEMP_HIGH:

act_temp_high

0x9: DPSLP_COMP_OUT:

dpslp_comp_out

0xa: DPSLP_POWER_UP:

dpslp_power_up

0xb: AWAKE_DELAYED:

awake_delayed

0xc: LPM_READY:

lpm_ready

0xd: SLEEPHOLDACK_N:

sleepholdack_n

0xe: GND:

1'b0

0xf: PWR:

1'b1

Select signal for power DDFT output #0

Default Value: 0

0x0: WAKEUP:

wakeup

0x1: AWAKE:

awake

0x2: ACT_POWER_EN:

act_power_en

0x3: ACT_POWER_UP:

act_power_up

0x4: ACT_POWER_GOOD:

act_power_good

0x5: ACT_REF_EN:

srss_adft_control_act_ref_en

0x6: ACT_COMP_EN:

srss_adft_control_act_comp_en

0x7: DPSLP_REF_EN:

srss_adft_control_dpslp_ref_en

0x8: DPSLP_REG_EN:

srss_adft_control_dpslp_reg_en

0x9: DPSLP_COMP_EN:

srss_adft_control_dpslp_comp_en

0xa: OVER_TEMP_EN:

pwr_control_over_temp_en

0xb: SLEEPHOLDREQ_N:

sleepholdreq_n



(continued)

0xc: ADFT_BUF_EN:

adft_buf_en

0xd: ATPG_OBSERVE:

ATPG observe point (no functional purpose)

0xe: GND:

1'b0

0xf: PWR:

1'b1



17.1.4 TST_MODE

Test Mode Control Register

Address: 0x40030014 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					R	None	
HW Access	None					RW	None	
Name	None [7:3]					SWD_CON NECTED	None [1:0]	
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	R	None	RW	None			
HW Access	R	RW	None	А	None			
Name	TEST_MOD E	TEST_KEY _DFT_EN	None	BLOCK_AL T_XRES	None [27:24]			

Bits	Name	Description
31	TEST_MODE	O: Normal operation mode 1: Test mode (any test mode) Setting this bit will prevent BootROM from yielding execution to Flash image. Default Value: 0
30	TEST_KEY_DFT_EN	This bit is set when a XRES test mode key is shifted in. It is the value of the test_key_dft_en signal. When this bit is set, the BootROM will not yield execution to the FLASH image (same function as setting TEST_MODE bit below). Default Value: 0
28	BLOCK_ALT_XRES	Relevant only for parts that have the alternate XRES mechanism of overloading a GPIO pin temporarily as alternate XRES during test. When set, this bit blocks the alternate XRES function, such that the pin can be used for normal I/O or for ddft/adft observation. See SAS Part-V and Part-IX for details. This register bit only resets for XRES, POR, or a detected BOD. Default Value: 0



(continued)

2 SWD_CONNECTED

0: SWD not active

1: SWD activated (Line Reset & Connect sequence passed)

(Note: this bit replaces TST_CTRL.SWD_CONNECTED and is present in all M0S8 products except TSG4)

Default Value: 0



17.1.5 CLK_SELECT

Clock Select Register
Address: 0x40030028
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	RW		RW		RW		RW	
HW Access	F	R		२		R	R		
Name	SYSCLK	SYSCLK_DIV [7:6]		SEL [5:4]	HFCLK_	_DIV [3:2]	HFCLK_	SEL [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	31:241				

Bits	Name	Description
7:6	SYSCLK_DIV	Select clk_sys prescaler value. Default Value: 0
		0x0: NO_DIV: SYSCLK= HFCLK/1
		0x1: DIV_BY_2: SYSCLK= HFCLK/2
		0x2: DIV_BY_4: SYSCLK= HFCLK/4
		0x3: DIV_BY_8: SYSCLK= HFCLK/8
5:4	PUMP_SEL	Selects clock source for charge pump clock (AMUX charge pump). This clock is not guaranteed to be glitch free when changing any of its sources or settings. Default Value: 0
		0x0: GND: No clock, connect to gnd



(continued)

0x1: IMO:

Use main IMO output

0x2: HFCLK:

Use HFCLK (using selected source after predivider but before prescaler)

3:2 HFCLK_DIV Selects HFCLK predivider value.

Default Value: 2

0x0: NO_DIV:

Transparent mode, feed through selected clock source w/o dividing.

0x1: DIV_BY_2:

Divide selected clock source by 2

0x2: DIV_BY_4:

Divide selected clock source by 4

0x3: DIV_BY_8:

Divide selected clock source by 8

1:0 HFCLK_SEL Selects a source for HFCLK

Default Value: 0

0x0: IMO:

IMO - Internal R/C Oscillator

0x1: EXTCLK:

EXTCLK - External Clock Pin

0x2: ECO

ECO - External-Crystal Oscillator or PLL subsystem output



17.1.6 CLK_ILO_CONFIG

ILO Configuration

Address: 0x4003002C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None								
HW Access		None							
Name				None	e [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				No	one				
HW Access		None							
Name				None	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	RW				None				
HW Access	RW	RW None							
Name	ENABLE				None [30:24]				

Bits	Name	Description
------	------	-------------

31 ENABLE

Master enable for ILO oscillator. This bit is hardware set whenever the WD_DISABLE_KEY is not set to the magic value (0xACED8865)

not set to the magic value (0xACED8865).



17.1.7 CLK_IMO_CONFIG

IMO Configuration

Address: 0x40030030 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None								
HW Access				No	one					
Name				None	e [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	one	'	'			
HW Access		None								
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access	RW				None					
HW Access	R	R None								
Name	ENABLE				None [30:24]					

Bits	Name	Description
31	ENABLE	Master enable for IMO oscillator. Clearing this bit will disable the IMO. Don't do this if the system is running off it. Default Value: 1



17.1.8 CLK_DFT_SELECT

Clock DFT Mode Selection Register

Address: 0x40030034 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	RW	R'	W	RW					
HW Access	None	R	F	२	R					
Name	None	DFT_EDGE 0	DFT_DI	V0 [5:4]	DFT_SEL0 [3:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	None	RW	RW RW			R	W			
HW Access	None	R	R R			R				
Name	None	DFT_EDGE 1	DFT_EDGE DFT_DIV1 [13:12]			DFT_SEL1 [11:8]				
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
14	DFT_EDGE1	Edge sensitivity for in-line divider on output #1 (only relevant when DIV1>0). Default Value: 0 $$
		0x0: POSEDGE: Use posedge for divider
		0x1: NEGEDGE: Use negedge for divider
13 : 12	DFT_DIV1	DFT Output Divide Down. Default Value: 0
		0x0: NO_DIV: Direct Output
		0x1: DIV_BY_2: Divide by 2
		0x2: DIV_BY_4: Divide by 4



(continued)

0x3: DIV_BY_8:

Divide by 8

11:8 DFT_SEL1 Select signal for DFT output #1

Default Value: 0

0x0: NC:

Disabled - output is 0

0x1: ILO:

clk_ilo: ILO output

0x2: IMO:

clk_imo: IMO primary output

0x3: ECO:

clk_eco: ECO output

0x4: EXTCLK:

clk_ext: external clock input

0x5: HFCLK:

clk_hf: root of the high-speed clock tree

0x6: LFCLK:

clk_lf: root of the low-speed clock tree

0x7: SYSCLK:

clk_sys: root of the CPU/AHB clock tree (gated version of clk_hf)

0x8: PUMPCLK:

clk_pump: clock provided to charge pumps in FLASH and PA

0x9: SLPCTRLCLK:

clk_slpctrl: clock provided to SleepController

6 DFT_EDGE0 Edge sensitivity for in-line divider on output #0 (only relevant when DIV0>0).

Default Value: 0

0x0: POSEDGE:Use posedge for divider

0x1: NEGEDGE:

Use negedge for divider

5:4 DFT_DIV0 DFT Output Divide Down.

Default Value: 0

0x0: NO_DIV: Direct Output

0x1: DIV_BY_2: Divide by 2

0x2: DIV_BY_4: Divide by 4 0x3: DIV_BY_8: Divide by 8

3:0 DFT_SEL0 Select signal for DFT output #0

Default Value: 0

0x0: NC:

Disabled - output is 0



(continued)

0x1: ILO:

clk_ilo: ILO output

0x2: IMO:

clk_imo: IMO primary output

0x3: ECO:

clk_eco: ECO output

0x4: EXTCLK:

clk_ext: external clock input

0x5: HFCLK:

clk_hf: root of the high-speed clock tree

0x6: LFCLK:

clk_lf: root of the low-speed clock tree

0x7: SYSCLK:

clk_sys: root of the CPU/AHB clock tree (gated version of clk_hf)

0x8: PUMPCLK:

clk_pump: clock provided to charge pumps in FLASH and PA

0x9: SLPCTRLCLK:

clk_slpctrl: clock provided to SleepController



17.1.9 WDT_DISABLE_KEY

Watchdog Disable Key Register

Address: 0x40030038 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW								
HW Access		R							
Name				KEY	[7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				R	W			'	
HW Access				F	₹				
Name				KEY	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				R	W			<u>'</u>	
HW Access				F	₹				
Name				KEY [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				R	W			<u>'</u>	
HW Access		R							
Name				KEY [31:24]				

Bits	Name	Description
31 : 0	KEY	Disables WDT reset when equal to 0xACED8865. The WDT reset functions normally for any other setting. Default Value: 0



17.1.10 WDT_COUNTER

Watchdog Counter Register

Address: 0x4003003C Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access				R	W						
Name				COUNT	ER [7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access				F	₹						
HW Access		RW									
Name	COUNTER [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None	31:241						

Bits Name Description

15 : 0 COUNTER Current value of WDT Counter



17.1.11 WDT_MATCH

Watchdog Match Register
Address: 0x40030040
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access				F	<u> </u>					
Name		MATCH [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access				R\	V	'				
HW Access		R								
Name		MATCH [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access		No	one			R				
HW Access		No	one				R			
Name		None	[23:20]			IGNORE_E	BITS [19:16]			
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne	'				
HW Access		None								
Name				None [31:241					

Bits	Name	Description
19 : 16	IGNORE_BITS	The number of MSB bits of the watchdog timer that are NOT checked against MATCH. This value provides control over the time-to-reset of the watchdog (which happens after 3 successive matches). Default Value: 0
15 : 0	MATCH	Match value for Watchdog counter. Every time WDT_COUNTER reaches MATCH an interrupt is generated. Two unserviced interrupts will lead to a system reset (i.e. at the third match). Default Value: 4096



17.1.12 SRSS_INTR

SRSS Interrupt Register Address: 0x40030044 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access			No	one			RW1C	RW1C	
HW Access			No	one			А	А	
Name			None	e [7:2]			TEMP_HIG H	WDT_MA ⁻ CH	
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne		'		
HW Access		None							
Name				None	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[31:24]				

Bits	Name	Description
1	TEMP_HIGH	Regulator over-temp interrupt. This interrupt can occur when a short circuit exists on the vccd pin or when extreme loads are applied on IO-cells causing the die to overheat. Firmware is encourage to shutdown all IO cells and then go to DeepSleep mode when this interrupt occurs if protection against such conditions is desired. Default Value: 0
0	WDT_MATCH	WDT Interrupt Request. This bit is set each time WDT_COUNTR==WDT_MATCH. Clearing this bit also feeds the watch dog. Missing 2 interrupts in a row will generate brown-out reset. It takes 2 SYSCLK cycles to update after a write 1 to clear. Default Value: 0



17.1.13 SRSS_INTR_SET

SRSS Interrupt Set Register

Address: 0x40030048 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access			No	ne			RW1S	None	
HW Access			No	ne			A	None	
Name			None	[7:2]			TEMP_HIG H	None	
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None [31:24]				

Bits	Name	Description
1	TEMP_HIGH	Writing 1 to this bit internally sets the overtemp interrupt. This can be observed by reading SRSS_INTR.TEMP_HIGH. This bit always reads back as zero. Default Value: 0



17.1.14 SRSS_INTR_MASK

SRSS Interrupt Mask Register

Address: 0x4003004C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access			No	ne			RW	RW
HW Access			No	ne			R	R
Name			None	: [7:2]			TEMP_HIG H	WDT_MAT CH
Bits	15	14	13	12	11	10	9	8
SW Access				No	one			
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one		'	
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
1	TEMP_HIGH	Masks REG_OVERTEMP interrupt Default Value: 0
0	WDT_MATCH	Clearing this bit will not forward the interrupt to the CPU. It will not, however, disable the WDT reset generation on 2 missed interrupts. Default Value: 0



17.1.15 RES_CAUSE

Reset Cause Observation Register

Address: 0x40030054 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1C	RW1C None			RW1C
HW Access		None		А	Α	A None		
Name		None [7:5]		RESET_SO FT	RESET_PR OT_FAULT	None	e [2:1]	RESET_W DT
Bits	15	14	13	12	11	10	9	8
SW Access		None						·
HW Access		None None [15:8]						
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			'
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
4	RESET_SOFT	Cortex-M0 requested a system reset through it's SYSRESETREQ. This can be done via a debugger probe or in firmware. Default Value: 0
3	RESET_PROT_FAULT	A protection violation occurred that requires a RESET. This includes, but is not limited to, hitting a debug breakpoint while in Privileged Mode. Default Value: 0
0	RESET_WDT	A WatchDog Timer reset has occurred since last power cycle. Default Value: 0



17.1.16 CLK_IMO_SELECT

IMO Frequency Select Register

Address: 0x40030F08 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			None			RW				
HW Access			None			R				
Name			None [7:3]				RW			
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

2:0 FREQ Select operating frequency Default Value: 0

0x0: 24_MHZ: IMO runs at 24 MHz

0x1: 28_MHZ: IMO runs at 28 MHz

0x2: 32_MHZ: IMO runs at 32 MHz

0x3: 36_MHZ: IMO runs at 36 MHz

0x4: 40_MHZ: IMO runs at 40 MHz

0x5: 44_MHZ: IMO runs at 44 MHz

0x6: 48_MHZ: IMO runs at 48 MHz



17.1.17 CLK_IMO_TRIM1

IMO Trim Register
Address: 0x40030F0C
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		RW									
Name		OFFSET [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:241						

Bits Name Description

7:0 OFFSET

Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. This field is hardware updated during USB osclock mode. This field is mapped to the most significant bits of the IMO trim imo_clk_trim[10:3]. The step size of 1 LSB on this field is approximately 120 kHz.



17.1.18 CLK_IMO_TRIM2

IMO Trim Register
Address: 0x40030F10
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access			None			RW			
HW Access			None			RW			
Name			None [7:3]				FSOFFSET [2:0)]	
Bits	15	14 13 12 11 10 9							
SW Access				No	one	'	'		
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits Name Description

2:0 FSOFFSET

Frequency trim bits. These bits are not trimmed during manufacturing and kept at 0 under normal operation. This field is hardware updated during USB osclock mode. This field is mapped to the least significant bits of the IMO trim imo_clk_trim[2:0]. The step size of 1 LSB on this field is approximately 15 kHz.



17.1.19 PWR_PWRSYS_TRIM1

Power System Trim Register

Address: 0x40030F14 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		R	W		RW					
HW Access		ſ	R			1	R			
Name		SPARE_	ΓRIM [7:4]			DPSLP_RE	F_TRIM [3:0]			
Bits	15	15 14 13 12 11 10 9						8		
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne	<u>'</u>				
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits	Name	Description
7:4	SPARE_TRIM	Active-Reference temperature compensation trim (repurposed from spare bits). Bits [7:6] - trim the Active-Reference IREF temperature coefficient (TC). 00: TC = 0 (unchanged) 01: TC = +80ppm/C 10: TC = -80ppm/C 11: TC = -150ppm/C
		Bits [5:4] - trim the Active-Reference VREF temperature coefficient (TC). 00: TC = 0 (unchanged) 01: TC = -50ppm/C 10: TC = -80ppm/C 11: TC = +150ppm/C Default Value: 0
3:0	DPSLP_REF_TRIM	Trims the DeepSleep reference that is used by the DeepSleep regulator and DeepSleep power comparator. Default Value: 0



17.1.20 CLK_IMO_TRIM3

IMO Trim Register
Address: 0x40030F18
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None	R	W	RW							
HW Access	None	ſ	₹			R					
Name	None	TCTRI	M [6:5]			STEPSIZE [4:0]				
Bits	15	14	14 13 12 11 10				9	8			
SW Access		None									
HW Access	None										
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne	'					
HW Access				No	ne						
Name				None [[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne	-					
HW Access				No	ne						
Name				None [31:241						

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

18 Timer, Counter, PWM (TCPWM) Registers



This section discusses the Timer, Counter, PWM (TCPWM) registers. It lists all the registers in mapping tables, in address order.

18.1 Register Details

Register Name	Address
TCPWM_CTRL	0x40060000
TCPWM_CMD	0x40060008
TCPWM_INTR_CAUSE	0x4006000C



18.1.1 TCPWM_CTRL

TCPWM control register 0.

Address: 0x40060000
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None		RW						
HW Access		None				R				
Name		None [7:5]			COUN	TER_ENABLE	D [4:0]			
Bits	15 14 13			12	11	10	9	8		
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

4:0 COUNTER_ENABLED

Counter enables for counters 0 up to CNT_NR-1.

'0': counter disabled.

'1': counter enabled.

Counter static configuration information (e.g. CTRL.MODE, all TR_CTRL0, TR_CTRL1, and TR_CTRL2 register fields) should only be modified when the counter is disabled. When a counter is disabled, command and status information associated to the counter is cleared by HW, this includes:

- the associated counter triggers in the CMD register are set to '0'.
- the counter's interrupt cause fields in counter's INTR register.
- the counter's status fields in counter's STATUS register...
- the counter's trigger outputs ("tr_overflow", "tr_underflow" and "tr_compare_match").
- the counter's line outputs ("line_out" and "line_compl_out").



18.1.2 TCPWM_CMD

TCPWM command register.

Address: 0x40060008
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None		RW1S				
HW Access		None				RW1C		
Name		None [7:5]			COUN	ITER_CAPTUR	RE [4:0]	
Bits	15 14 13			12	11	10	9	8
SW Access	None					RW1S		
HW Access	None			RW1C				
Name	None [15:13]			COUNTER_RELOAD [12:8]				
Bits	23	22	21	20	19	18	17	16
SW Access		None		RW1S				
HW Access		None		RW1C				
Name		None [23:21]		COUNTER_STOP [20:16]				
Bits	31	30	29	28	27	26	25	24
SW Access	None			RW1S				
HW Access	None			RW1C				
Name		None [31:29]		COUNTER_START [28:24]				

Bits	Name	Description
28 : 24	COUNTER_START	Counters SW start trigger. For HW behavior, see COUNTER_CAPTURE field. Default Value: 0
20 : 16	COUNTER_STOP	Counters SW stop trigger. For HW behavior, see COUNTER_CAPTURE field. Default Value: 0
12:8	COUNTER_RELOAD	Counters SW reload trigger. For HW behavior, see COUNTER_CAPTURE field. Default Value: 0
4:0	COUNTER_CAPTURE	Counters SW capture trigger. When written with '1', a capture trigger is generated and the HW sets the field to '0' when the SW trigger has taken effect. It should be noted that the HW operates on the counter frequency. If the counter is disabled through CTRL.COUNTER_ENABLED, the field is immediately set to '0'. Default Value: 0



18.1.3 TCPWM_INTR_CAUSE

TCPWM Counter interrupt cause register.

Address: 0x4006000C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None		R					
HW Access		None				W			
Name		None [7:5]			CC	OUNTER_INT [4:0]		
Bits	15 14 13			12	11	10	9	8	
SW Access		None							
HW Access	None								
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
------	------	-------------

4:0 COUNTER_INT

Counters interrupt signal active. If the counter is disabled through CTRL.COUNTER_ENABLED, the associated interrupt field is immediately set to $^{\prime}0^{\prime}$.

19 PERI Trigger Group Control Registers



This section discusses the PERI Trigger Group Control (TR_GROUP) registers. It lists all the registers in mapping tables, in address order.

19.1 Register Details

Register Name	Address
PERI_TR_GROUP_TR_OUT_CTL0	0x40012000
PERI_TR_GROUP_TR_OUT_CTL1	0x40012004



19.1.1 PERI_TR_GROUP_TR_OUT_CTL0

Trigger control register Address: 0x40012000 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None		RW						
HW Access		None				R				
Name		None [7:5]				SEL [4:0]				
Bits	15 14 13			12	11	10	9	8		
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits	Name	Description
------	------	-------------

4:0 SEL

Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typicallu connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0



19.1.2 PERI_TR_GROUP_TR_OUT_CTL1

Trigger control register
Address: 0x40012004
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None		RW				
HW Access		None				R		
Name		None [7:5]				SEL [4:0]		
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name				None [31:241			

Bits	Name	Description
------	------	-------------

4:0 SEL

Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typicallu connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

20 Watch Crystal Oscillator (WCO) Registers



This section discusses the WCO registers. It lists all the registers in mapping tables, in address order.

20.1 Register Details

Register Name	Address
WCO_CONFIG	0x40070000
WCO_STATUS	0x40070004
WCO_DPLL	0x40070008
WCO_TRIM	0x40070F00



20.1.1 WCO_CONFIG

WCO Configuration Register

Address: 0x40070000 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	İ		None			RW	RW	RW
HW Access	ii .		None			R	R	R
Name			None [7:3]			EXT_INPUT _EN	LPM_AUTO	LPM_EN
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access				No	ne			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				I	₹			
Name				ENBUS	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW None					
HW Access	R	R	R None					
Name	IP_ENABLE	DPLL_ENA BLE None [29:24]						

Bits	Name	Description
31	IP_ENABLE	Master enable for IP - disables both WCO and DPLL Default Value: 0
30	DPLL_ENABLE	Enable DPLL operation. The Oscillator is specified to be stable after 500 ms thus the DPLL should be asserted no sooner than that after IP_ENABLE is set. Default Value: 0
23:16	ENBUS	Test Mode Control bits enbus[7] - N/A enbus[6] - 1=enable both primary Beta Multipliers enbus[5] - N/A enbus[4] - N/A enbus[3] - Load Resistor Control enbus[2] - Load Resistor Control enbus[1] - Load Resistor Control enbus[0] - Load Resistor Control Default Value: 71
2	EXT_INPUT_EN	Disables the load resistor and allows external clock input for pad_xin Default Value: 0



(continued)

1 LPM_AUTO Automatically control low power mode (only relevant when LPM_EN=0):

0: Do not enter low power mode (LPM) in DeepSleep

1: Enter low power mode (LPM) in DeepSleep. The logic monitors !act_power_en to determine

the device has entered DeepSleep.

Default Value: 1

0 LPM_EN Force block into Low Power Mode:

0: Do not force low power mode (LPM) on

1: Force low power mode (LPM) on



20.1.2 WCO_STATUS

WCO Status Register Address: 0x40070004 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				None				R
HW Access				None				RW
Name					OUT_BLN _A			
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
0	OUT_BLNK_A	Indicates that output has transitioned - This bit is intended for Test Mode Only and is not a reliable indicator. Default Value: 0



20.1.3 WCO_DPLL

WCO DPLL Register
Address: 0x40070008
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				DPLL_M	ULT [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None RW					RW	
HW Access	None R							
Name	None [15:11] DPLL_M				PLL_MULT [10	IULT [10:8]		
Bits	23	22	21	20	19	18	17	16
SW Access	R	W	RW			RW		
HW Access	F	₹		R	R R			
Name	DPLL_LF_L	IMIT [23:22]	DPLL_LF_PGAIN [21:19]		DPLL_LF_IGAIN [18:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	No	None			RW			
HW Access	No	ne	R					
Name	None	None [31:30] DPLL_LF_LIMIT [29:24]						

Bits	Name	Description
29 : 22	DPLL_LF_LIMIT	Maximum IMO offset allowed (used to prevent DPLL dynamics from selecting an IMO frequency that the logic cannot support) Default Value: 255
21:19	DPLL_LF_PGAIN	DPLL Loop Filter Proportionial Gain Setting 0x0 - 0.0625 0x1 - 0.125 0x2 - 0.25 0x3 - 0.5 0x4 - 1.0 0x5 - 2.0 0x6 - 4.0 0x7 - 8.0 Default Value: 0



(continued)

18:16 DPLL_LF_IGAIN DPLL Loop Filter Integral Gain Setting

0x0 - 0.0625 0x1 - 0.125 0x2 - 0.25 0x3 - 0.5 0x4 - 1.0 0x5 - 2.0 0x6 - 4.0 0x7 - 8.0 Default Value: 0

10:0 DPLL_MULT Multiplier to determine IMO frequency in multiples of the WCO frequency

Fimo = (DPLL_MULT + 1) * Fwco



20.1.4 WCO_TRIM

WCO Trim Register
Address: 0x40070F00
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	No	ne	R	W	None		RW	
HW Access	No	ne	F	₹	None		R	
Name	None [7:6]		LPM_G	GM [5:4]	None		XGM [2:0]	
Bits	15	14	13	12	11	10	9	8
SW Access	No	ne	RW		None	RW		
IW Access	No	ne	R		None	R		
Name	None	[15:14]	LPM_GM_FOR_LPM_AUT O [13:12]		None	XGM_FOR_LPM_AUTO [10:8]		
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
13 : 12	LPM_GM_FOR_LPM_AU TO	GM setting for LPM (bandwidth = DC/ms) - Used when WCO.LPM_AUTO=1 and in DeepSleep mode Default Value: 2
10:8	XGM_FOR_LPM_AUTO	Amplifier GM setting - Used when WCO.LPM_AUTO=1 and in DeepSleep mode 0x0 - 3370 nA 0x1 - 2620 nA 0x2 - 2250 nA 0x3 - 1500 nA 0x4 - 1870 nA 0x5 - 1120 nA 0x6 - 750 nA 0x7 - 0 nA Default Value: 2
5:4	LPM_GM	GM setting for LPM (bandwidth = DC/ms) - Used when WCO.LPM_AUTO=0 or when LPM_AUTO=1 and not in DeepSleep mode. Default Value: 1



(continued)

2:0 XGM Amplifier GM setting - Used when WCO.LPM_AUTO=0 or when LPM_AUTO=1 and not in Deep-

Sleep mode.

0x0 - 3370 nA 0x1 - 2620 nA

0x2 - 2250 nA

0x3 - 1500 nA

0x4 - 1870 nA

0x5 - 1120 nA

0x6 - 750 nA

0x7 - 0 nA

Revision History



Revision History

Document Title: PSoC 4700S Family PSoC(R) 4 Registers Technical Reference Manual (TRM) Document Number: 002-21341				
Revision	ECN#	Issue Date	Origin of Change	Description of Change
**	5889903	September 20, 2017	DIMA	Register TRM for PSoC 4700S