

# XMC4100 / XMC4200

Microcontroller Series for Industrial Applications

XMC4000 Family

ARM® Cortex®-M4
32-bit processor core

Data Sheet V1.4 2018-09

Microcontrollers

Edition 2018-09
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2018 Infineon Technologies AG
All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (<a href="https://www.infineon.com">www.infineon.com</a>).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



# XMC4100 / XMC4200

Microcontroller Series for Industrial Applications

XMC4000 Family

ARM® Cortex®-M4 32-bit processor core

Data Sheet V1.4 2018-09

Microcontrollers



# XMC4[12]00 Data Sheet

# Revision History: V1.4 2018-09

**Previous Versions:** 

V1.3 2015-10

V1.2 2014-06

V1.1 2014-03

V1.0 2013-10

V0.6 2012-11

V0.6 201	2-11			
Page	Subjects			
43	Added RMS Noise parameter in VADC Parameters table.			
12	Added a section listing the packages of the different markings.			
14	Added BA marking variant.			
14	Corrected SCU_IDCHIP value of XMC4100 EES-AA/ES-AA.			
36	Added footnote explaining minimum $V_{\rm BAT}$ requirements to start the hibernate domain and/or oscillation of a crystal on RTC_XTAL.			
37	Changed pull device definition to System Requirement (SR) to reflect that the specified currents are defined by the characteristics of the external load/driver.			
37	Added information that PORST Pull-up is identical to the pull-up on standard I/O pins.			
42	Updated $C_{\mathrm{AINSW}}$ , $C_{\mathrm{AINTOT}}$ and $R_{\mathrm{AIN}}$ parameters with improved values.			
<b>56</b>	Added footnote on test configuration for LPAC measurement.			
58	Corrected parameter name of of USB pull device (upstream port receiving) definition according to USB standard (referenced to DM instead of DP)			
62	Relaxed RTC_XTAL $V_{\rm PPX}$ parameter value and changed it to a system requirement.			
66	Added footnote on current consumption by enabling of $f_{\text{CCU}}$ .			
67	Added Flash endurance parameter for 64 Kbytes Physical Sector PS4 $N_{\rm EPS4}$ for devices with BA marking.			
many	Added PG-TQFP-64-19 and PG-VQFN-48-71 package information.			
89, 90	Added tables describing the differences between PG-LQFP-64-19 to PG-TQFP-64-19 as well as PG-VQFN-48-53 to PG-VQFN-48-71 packages.			
92	Updated to JEDEC standard J-STD-020D for the moisture sensitivity level and added solder temperature parameter according to the same standard.			



#### **Trademarks**

C166<sup>™</sup>, TriCore<sup>™</sup>, XMC<sup>™</sup> and DAVE<sup>™</sup> are trademarks of Infineon Technologies AG.

ARM®, ARM Powered®, Cortex®, Thumb® and AMBA® are registered trademarks of ARM, Limited.

CoreSight™, ETM™, Embedded Trace Macrocell™ and Embedded Trace Buffer™ are trademarks of ARM, Limited.


Synopsys™ is a trademark of Synopsys, Inc.

#### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com








### **Table of Contents**

# **Table of Contents**

1 1.1 1.2 1.3 1.4 1.5	Summary of Features Ordering Information Device Types Package Variants Device Type Features Definition of Feature Variants Identification Registers	11 12 12 13
2 2.1 2.2 2.2.1 2.2.2 2.2.2.1 2.3	General Device Information Logic Symbols Pin Configuration and Definition Package Pin Summary Port I/O Functions Port I/O Function Table Power Connection Scheme	16 18 20 24 25
<b>3</b> 3.1 3.1.1	Electrical Parameters  General Parameters  Parameter Interpretation	30
3.1.1	Absolute Maximum Ratings	
3.1.3	Pin Reliability in Overload	
3.1.4	Pad Driver and Pad Classes Summary	
3.1.5	Operating Conditions	
3.2	DC Parameters	
3.2.1	Input/Output Pins	37
3.2.2	Analog to Digital Converters (ADCx)	42
3.2.3	Digital to Analog Converters (DACx)	
3.2.4	Out-of-Range Comparator (ORC)	
3.2.5	High Resolution PWM (HRPWM)	
3.2.5.1	HRC characteristics	
3.2.5.2	CMP and 10-bit DAC characteristics	
3.2.5.3	Clocks	
3.2.6	Low Power Analog Comparator (LPAC)	
3.2.7	Die Temperature Sensor	
3.2.8	USB Device Interface DC Characteristics	
3.2.9	Oscillator Pins	
3.2.10	Power Supply Current	
3.2.11	Flash Memory Parameters	
3.3	AC Parameters	
3.3.1	Testing Waveforms	
3.3.2	Power-Up and Supply Monitoring	
3.3.3	Power Sequencing	71





### **Table of Contents**

5	Quality Declarations	92
<b>4</b> 4.1 4.1.1 4.2	Package and Reliability Package Parameters Thermal Considerations Package Outlines	87 87
3.3.9	USB Interface Characteristics	86
3.3.8.3	Inter-IC Sound (IIS) Interface Timing	84
3.3.8.2	Inter-IC (IIC) Interface Timing	
3.3.8.1	Synchronous Serial Interface (USIC SSC) Timing	
3.3.8	Peripheral Timing	
3.3.7	Serial Wire Debug Port (SW-DP) Timing	
3.3.6	JTAG Interface Timing	
3.3.5	Internal Clock Source Characteristics	
3.3.4	Phase Locked Loop (PLL) Characteristics	



**About this Document** 

# **About this Document**

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC4[12]00 series devices.

The document describes the characteristics of a superset of the XMC4[12]00 series devices. For simplicity, the various device types are referred to by the collective term XMC4[12]00 throughout this manual.

## XMC4000 Family User Documentation

The set of user documentation includes:

- Reference Manual
  - decribes the functionality of the superset of devices.
- Data Sheets
  - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
  - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to <a href="http://www.infineon.com/xmc4000">http://www.infineon.com/xmc4000</a> to get access to the latest versions of those documents.



# 1 Summary of Features

The XMC4[12]00 devices are members of the XMC4000 Family of microcontrollers based on the ARM Cortex-M4 processor core. The XMC4000 is a family of high performance and energy efficient microcontrollers optimized for Industrial Connectivity, Industrial Control, Power Conversion, Sense & Control.




Figure 1 System Block Diagram

#### **CPU Subsystem**

- CPU Core
  - High Performance 32-bit ARM Cortex-M4 CPU
  - 16-bit and 32-bit Thumb2 instruction set
  - DSP/MAC instructions
  - System timer (SysTick) for Operating System support
- Floating Point Unit
- Memory Protection Unit
- Nested Vectored Interrupt Controller
- One General Purpose DMA with up-to 8 channels
- Event Request Unit (ERU) for programmable processing of external and internal service requests
- Flexible CRC Engine (FCE) for multiple bit error detection



#### **On-Chip Memories**

- 16 KB on-chip boot ROM
- up to 16 KB on-chip high-speed program memory
- up to 24 KB on-chip high speed data memory
- · up to 256 KB on-chip Flash Memory with 1 KB instruction cache

#### **Communication Peripherals**

- Universal Serial Bus, USB 2.0 device, with integrated PHY
- Controller Area Network interface (MultiCAN), Full-CAN/Basic-CAN with two nodes, 64 message objects (MO), data rate up to 1 MBit/s
- Four Universal Serial Interface Channels (USIC), providing four serial channels, usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- LED and Touch-Sense Controller (LEDTS) for Human-Machine interface

## **Analog Frontend Peripherals**

- Two Analog-Digital Converters (VADC) of 12-bit resolution, 8 channels each, with input out-of-range comparators
- Digital-Analog Converter (DAC) with two channels of 12-bit resolution

## **Industrial Control Peripherals**

- Two Capture/Compare Units 4 (CCU4) for use as general purpose timers
- One Capture/Compare Units 8 (CCU8) for motor control and power conversion
- · Four High Resoultion PWM (HRPWM) channels
- One Position Interface (POSIF) for servo motor positioning
- Window Watchdog Timer (WDT) for safety sensitive applications
- Die Temperature Sensor (DTS)
- Real Time Clock module with alarm support
- System Control Unit (SCU) for system configuration and control

#### Input/Output Lines

- Programmable port driver control module (PORTS)
- Individual bit addressability
- Tri-stated in input mode
- Push/pull or open drain output mode
- Boundary scan test support over JTAG interface

## **On-Chip Debug Support**

- Full support for debug features: 8 breakpoints, CoreSight, trace
- Various interfaces: ARM-JTAG, SWD, single wire trace



# 1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC4<DDD>-<Z><PPP><T><FFFF>" identifies:

- <DDD> the derivatives function set
- <Z> the package variant
  - E: LFBGA
  - F: LQFP, TQFP
  - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
  - F: -40°C to 85°C
  - K: -40°C to 125°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC4[12]00 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC4100 and XMC4200 series, some descriptions may not apply to a specific product. Please see **Table 1**.

For simplicity the term **XMC4[12]00** is used for all derivatives throughout this document.

# 1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1 Synopsis of XMC4[12]00 Device Types

Derivative <sup>1)</sup>	Package	Flash Kbytes	SRAM Kbytes
XMC4200-F64x256	PG-yQFP-64 <sup>2)</sup>	256	40
XMC4200-Q48x256	PG-VQFN-48	256	40
XMC4100-F64x128	PG-yQFP-64 <sup>2)</sup>	128	20
XMC4100-Q48x128	PG-VQFN-48	128	20
XMC4104-F64x64	PG-yQFP-64 <sup>2)</sup>	64	20
XMC4104-Q48x64	PG-VQFN-48	64	20
XMC4104-F64x128	PG-yQFP-64 <sup>2)</sup>	128	20
XMC4104-Q48x128	PG-VQFN-48	128	20
XMC4108-F64x64	PG-yQFP-64 <sup>2)</sup>	64	20
XMC4108-Q48x64	PG-VQFN-48	64	20

<sup>1)</sup> x is a placeholder for the supported temperature range.

<sup>2)</sup> y is a placeholder for the QFP package variant, LQFP or TQFP depending on the stepping, see Section 1.3.



# 1.3 Package Variants

Different markings of the XMC4[12]00 use different package variants. Details of those packages are given in the **Package Parameters** section of the Data Sheet.

Table 2 XMC4[12]00 Package Variants

Package Variant	Marking	Package	
XMC4[12]00-F64	EES-AA, ES-AA, ES-AB, AB	PG-LQFP-64-19	
XMC4[12]00-Q48		PG-VQFN-48-53	
XMC4[12]00-F64	BA	PG-TQFP-64-19	
XMC4[12]00-Q48		PG-VQFN-48-71	

# 1.4 Device Type Features

The following table lists the available features per device type.

Table 3 Features of XMC4[12]00 Device Types

Derivative <sup>1)</sup>	LEDTS Intf.	USB Intf.	USIC Chan.	MultiCAN Nodes, MO
XMC4200-F64x256	1	1	2 x 2	N0, N1 MO[063]
XMC4200-Q48x256	1	1	2 x 2	N0, N1 MO[063]
XMC4100-F64x128	1	1	2 x 2	N0, N1 MO[063]
XMC4100-Q48x128	1	1	2 x 2	N0, N1 MO[063]
XMC4104-F64x64	1	_	2 x 2	_
XMC4104-Q48x64	1	_	2 x 2	_
XMC4104-F64x128	1	_	2 x 2	_
XMC4104-Q48x128	1	_	2 x 2	_
XMC4108-F64x64	_	_	2 x 2	N0, MO[031]
XMC4108-Q48x64	_	_	2 x 2	N0, MO[031]

<sup>1)</sup> x is a placeholder for the supported temperature range.



Table 4 Features of XMC4[12]00 Device Types

Derivative <sup>1)</sup>	ADC Chan.	DAC Chan.	CCU4 Slice	CCU8 Slice	POSIF Intf.	HRPWM Intf.
XMC4200-F64x256	10	2	2 x 4	1 x 4	1	1
XMC4200-Q48x256	9	2	2 x 4	1 x 4	1	1
XMC4100-F64x128	10	2	2 x 4	1 x 4	1	1
XMC4100-Q48x128	9	2	2 x 4	1 x 4	1	1
XMC4104-F64x64	10	2	2 x 4	1 x 4	1	1
XMC4104-Q48x64	9	2	2 x 4	1 x 4	1	1
XMC4104-F64x128	10	2	2 x 4	1 x 4	1	1
XMC4104-Q48x128	9	2	2 x 4	1 x 4	1	1
XMC4108-F64x64	10	2	2 x 4	1 x 4	1	_
XMC4108-Q48x64	9	2	2 x 4	1 x 4	1	_

<sup>1)</sup> x is a placeholder for the supported temperature range.

#### 1.5 Definition of Feature Variants

The XMC4[12]00 types are offered with several memory sizes and number of available VADC channels. **Table 5** describes the location of the available Flash memory, **Table 6** describes the location of the available SRAMs, **Table 7** the available VADC channels.

Table 5 Flash Memory Ranges

Total Flash Size	Cached Range	Uncached Range		
256 Kbytes	0800 0000 <sub>H</sub> - 0803 FFF <sub>H</sub>	0C00 0000 <sub>H</sub> - 0C03 FFFF <sub>H</sub>		
128 Kbytes	0800 0000 <sub>H</sub> – 0801 FFFF <sub>H</sub>	0C00 0000 <sub>H</sub> - 0C01 FFFF <sub>H</sub>		
64 Kbytes	0800 0000 <sub>H</sub> – 0800 FFFF <sub>H</sub>	0C00 0000 <sub>H</sub> - 0C00 FFFF <sub>H</sub>		



Table 6 SRAM Memory Ranges

Total SRAM Size	Program SRAM	System Data SRAM
40 Kbytes	1FFF C000 <sub>H</sub> – 1FFF FFFF <sub>H</sub>	2000 0000 <sub>H</sub> – 2000 5FFF <sub>H</sub>
20 Kbytes	1FFF E000 <sub>H</sub> – 1FFF FFFF <sub>H</sub>	2000 0000 <sub>H</sub> – 2000 2FFF <sub>H</sub>

Table 7 ADC Channels<sup>1)</sup>

Package	VADC G0	VADC G1	
LQFP-64, TQFP-64	CH0, CH3CH7	CH0, CH1, CH3, CH6	
PG-VQFN-48	CH0, CH3CH7	CH0, CH1, CH3	

Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

# 1.6 Identification Registers

The identification registers allow software to identify the marking.

Table 8 XMC4200 Identification Registers

Register Name	Value	Marking
SCU_IDCHIP	0004 2001 <sub>H</sub>	EES-AA, ES-AA
SCU_IDCHIP	0004 2002 <sub>H</sub>	ES-AB, AB
SCU_IDCHIP	0004 2003 <sub>H</sub>	ВА
JTAG IDCODE	101D D083 <sub>H</sub>	EES-AA, ES-AA
JTAG IDCODE	201D D083 <sub>H</sub>	ES-AB, AB
JTAG IDCODE	301D D083 <sub>H</sub>	BA



Table 9 XMC4100 Identification Registers

Register Name	Value	Marking
SCU_IDCHIP	0004 2001 <sub>H</sub>	EES-AA, ES-AA
SCU_IDCHIP	0004 2002 <sub>H</sub>	ES-AB, AB
SCU_IDCHIP	0004 1003 <sub>H</sub>	ВА
JTAG IDCODE	101D D083 <sub>H</sub>	EES-AA, ES-AA
JTAG IDCODE	201D D083 <sub>H</sub>	ES-AB, AB
JTAG IDCODE	301D D083 <sub>H</sub>	ВА



# 2 General Device Information

This section summarizes the logic symbols and package pin configurations with a detailed list of the functional I/O mapping.

# 2.1 Logic Symbols




Figure 2 XMC4[12]00 Logic Symbol PG-LQFP-64 and PG-TQFP-64






Figure 3 XMC4[12]00 Logic Symbol PG-VQFN-48



# 2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC4[12]00 PG-LQFP-64 and PG-TQFP-64 Pin Configuration (top view)






Figure 5 XMC4[12]00 PG-VQFN-48 Pin Configuration (top view)



# 2.2.1 Package Pin Summary

The following general scheme is used to describe each pin:

Table 10 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type	Notes
Name	N	Ax	 A1+	

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the dedicated pins (i.e. PORST) and supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type (A1, A1+, special=special pad, In=input pad, AN/DIG\_IN=analog and digital input, Power=power supply). Details about the pad properties are defined in the Electrical Parameters.

In the "Notes", special information to the respective pin/function is given, i.e. deviations from the default configuration after reset. Per default the regular Port pins are configured as direct input with no internal pull device active.

Table 11 Package Pin Mapping

Function	LQFP-64 TQFP-64	VQFN-48	Pad Type	Notes
P0.0	2	2	A1+	
P0.1	1	1	A1+	
P0.2	64	48	A1+	
P0.3	63	47	A1+	
P0.4	62	46	A1+	
P0.5	61	45	A1+	
P0.6	60	44	A1+	
P0.7	58	43	A1+	After a system reset, via HWSEL this pin selects the DB.TDI function.
P0.8	57	42	A1+	After a system reset, via  HWSEL this pin selects the  DB.TRST function, with a  weak pull-down active.
P0.9	4	-	A1+	
P0.10	3	-	A1+	



Table 11 Package Pin Mapping (cont'd)

Function	LQFP-64 TQFP-64	VQFN-48	Pad Type	Notes
P0.11	59	-	A1+	
P1.0	52	40	A1+	
P1.1	51	39	A1+	
P1.2	50	38	A1+	
P1.3	49	37	A1+	
P1.4	48	36	A1+	
P1.5	47	35	A1+	
P1.7	55	-	A1+	
P1.8	54	-	A1+	
P1.9	53	-	A1+	
P1.15	46	-	A1+	
P2.0	34	26	A1+	
P2.1	33	25	A1+	After a system reset, via HWSEL this pin selects the DB.TDO function.
P2.2	32	24	A1+	
P2.3	31	23	A1+	
P2.4	30	22	A1+	
P2.5	29	21	A1+	
P2.6	36	-	A1+	
P2.7	35	-	A1+	
P2.8	28	-	A1+	
P2.9	27	-	A1+	
P2.14	26	-	A1+	
P2.15	25	-	A1+	
P3.0	5	-	A1+	
P14.0	20	16	AN/DIG_IN	
P14.3	19	15	AN/DIG_IN	
P14.4	18	14	AN/DIG_IN	
P14.5	17	13	AN/DIG_IN	
P14.6	16	12	AN/DIG_IN	
P14.7	15	11	AN/DIG_IN	
P14.8	24	20	AN/DAC/DIG_IN	

Subject to Agreement on the Use of Product Information



Table 11 Package Pin Mapping (cont'd)

Function	LQFP-64 TQFP-64	VQFN-48	Pad Type	Notes
P14.9	23	19	AN/DAC/DIG_IN	
P14.14	14	-	AN/DIG_IN	
USB_DP	7	4	special	
USB_DM	6	3	special	
HIB_IO_0	10	7	A1 special	At the first power-up and with every reset of the hibernate domain this pin is configured as open-drain output and drives "0". As output the medium driver mode is active.
TCK	45	34	A1	Weak pull-down active.
TMS	44	33	A1+	Weak pull-up active. As output the strong-soft driver mode is active.
PORST	43	32	special	Strong pull-down controlled by EVR. Weak pull-up active while strong pull-down is not active.
XTAL1	39	29	clock_IN	
XTAL2	40	30	clock_O	
RTC_XTAL1	11	8	clock_IN	
RTC_XTAL2	12	9	clock_O	
VBAT	13	10	Power	When VDDP is supplied VBAT has to be supplied as well.
VDDA/VAREF	22	18	AN_Power/AN_ Ref	Shared analog supply and reference voltage pin.
VSSA/VAGND	21	17	AN_Power/AN_ Ref	Shared analog supply and reference ground pin.
VDDC	9	6	Power	
VDDC	42	31	Power	
VDDP	8	5	Power	
VDDP	38	28	Power	
VDDP	56	41	Power	
VSS	37	27	Power	






Table 11 Package Pin Mapping (cont'd)

Function	LQFP-64 TQFP-64	VQFN-48	Pad Type	Notes
VSSO	41	-	Power	
VSS	Exp. Pad	Exp. Pad	Power	Exposed Die Pad The exposed die pad is connected internally to VSS. For proper operation, it is mandatory to connect the exposed pad directly to the common ground on the board. For thermal aspects, please refer to the Data Sheet. Board layout examples are given in an application note.



## 2.2.2 Port I/O Functions

The following general scheme is used to describe each PORT pin:

Table 12 Port I/O Function Description

Function		Outputs		Inputs			
	ALT1	ALTn	HWO0	HWI0	Input	Input	
P0.0		MODA.OUT	MODB.OUT	MODB.INA	MODC.INA		
Pn.y	MODA.OUT				MODA.INA	MODC.INB	




Figure 6 Simplified Port Structure

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn\_IN.y, Pn\_OUT defines the output value.


Up to four alternate output functions (ALT1/2/3/4) can be mapped to a single port pin, selected by Pn\_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).


The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By Pn\_HWSEL it is possible to select between different hardware "masters" (HWO0/HWI0). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.

#### 2.2.2.1 Port I/O Function Table






nfineon

XMC4100 / XMC4200

XMC4000 Family



Infineon



Function			Output							Input				
	ALT1	ALT2	ALT3	ALT4	HWO0	HWI0	Input	Input	Input	Input	Input	Input	Input	Input
P1.8		U0C0. SELO1		U1C1. SCLKOUT										
P1.9	U0C0. SCLKOUT			U1C1. DOUT0										
P1.15	SCU. EXTCLK			U1C0. DOUT0						ERU1. 1A0				
2.0	CAN. N0_TXD			LEDTS0. COL1					ERU0. 0B3		CCU40. IN1C			
P2.1				LEDTS0. COL0	DB.TDO/ TRACESWO					ERU1. 0B0	CCU40. INOC			
P2.2	VADC. EMUX00		CCU41. OUT3	LEDTS0. LINE0	LEDTS0. EXTENDED0	LEDTS0. TSIN0A		U0C1. DX0A	ERU0. 1B2		CCU41. IN3A			
P2.3	VADC. EMUX01	U0C1. SELO0	CCU41. OUT2	LEDTS0. LINE1	LEDTS0. EXTENDED1	LEDTS0. TSIN1A		U0C1. DX2A	ERU0. 1A2		CCU41. IN2A			
P2.4	VADC. EMUX02	U0C1. SCLKOUT	CCU41. OUT1	LEDTS0. LINE2	LEDTS0. EXTENDED2	LEDTS0. TSIN2A		U0C1. DX1A	ERU0. 0B2		CCU41. IN1A	HRPWM0. BL1A		
P2.5		U0C1. DOUT0	CCU41. OUT0	LEDTS0. LINE3	LEDTS0. EXTENDED3	LEDTS0. TSIN3A		U0C1. DX0B	ERU0. 0A2		CCU41. IN0A	HRPWM0. BL2A		
P2.6			CCU80. OUT13	LEDTS0. COL3				CAN. N1_RXDA	ERU0. 1B3		CCU40. IN3C			
P2.7		CAN. N1_TXD	CCU80. OUT03	LEDTS0. COL2						ERU1. 1B0	CCU40. IN2C			
P2.8			CCU80. OUT32	LEDTS0. LINE4	LEDTS0. EXTENDED4	LEDTS0. TSIN4A	DAC. TRIGGER5				CCU40. INOB	CCU40. IN1B	CCU40. IN2B	CCU40. IN3B
P2.9			CCU80. OUT22	LEDTS0. LINE5	LEDTS0. EXTENDED5	LEDTS0. TSIN5A	DAC. TRIGGER4				CCU41. IN0B	CCU41. IN1B	CCU41. IN2B	CCU41. IN3B
P2.14	VADC. EMUX11	U1C0. DOUT0	CCU80. OUT21					U1C0. DX0D						
P2.15	VADC. EMUX12		CCU80. OUT11	LEDTS0. LINE6	LEDTS0. EXTENDED6	LEDTS0. TSIN6A		U1C0. DX0C						
P3.0		U0C1. SCLKOUT					U0C1. DX1B				CCU80. IN2C			
P14.0							VADC. G0CH0							
P14.3							VADC. G0CH3	VADC. G1CH3			CAN. N0_RXDB			
P14.4							VADC. G0CH4							
P14.5							VADC. G0CH5				POSIF0. IN2B			
P14.6							VADC. G0CH6				POSIF0. IN1B		G0ORC6	
P14.7							VADC. G0CH7				POSIF0. IN0B			
P14.8					DAC. OUT_0			VADC. G1CH0						

XMC4100 / XMC4200 XMC4000 Family

Port I/O Functions (CONt'd) Table 13

Function			Output							Input				
	ALT1	ALT2	ALT3	ALT4	HWO0	HWI0	Input	Input	Input	Input	Input	Input	Input	Input
P14.9					DAC. OUT_1			VADC. G1CH1						
P14.14								VADC. G1CH6					G1ORC6	
USB_DP														
USB_DM														
HIB_IO_0	HIBOUT	WWDT. SERVICE_OUT					WAKEUPA			USB. VBUSDETECT C				
тск						DB.TCK/ SWCLK								
TMS					DB.TMS/ SWDIO									
PORST														
XTAL1							U0C0. DX0F	U0C1. DX0F	U1C0. DX0F	U1C1. DX0F				
XTAL2														
RTC_XTAL1									ERU0. 1B1					
RTC_XTAL2														



#### 2.3 Power Connection Scheme

Figure 7. shows a reference power connection scheme for the XMC4[12]00.




Figure 7 Power Connection Scheme

Every power supply pin needs to be connected. Different pins of the same supply need also to be externally connected. As example, all  $V_{\rm DDP}$  pins must be connected externally to one  $V_{\rm DDP}$  net. In this reference scheme one 100 nF capacitor is connected at each supply pin against  $V_{\rm SS}$ . An additional 10 µF capacitor is connected to the  $V_{\rm DDP}$  nets and an additional 4.7uF capacitor to the  $V_{\rm DDC}$  nets.



The XMC4[12]00 has a common ground concept, all  $V_{\rm SS}$ ,  $V_{\rm SSA}$  and  $V_{\rm SSO}$  pins share the same ground potential. In packages with an exposed die pad it must be connected to the common ground as well.

There are no dedicated connections for the analog reference  $V_{\rm AREF}$  and  $V_{\rm AGND}$ . Instead, they share the same pins as the analog supply pins  $V_{\rm DDA}$  and  $V_{\rm SSA}$ . Some analog channels can optionally serve as "Alternate Reference"; further details on this operating mode are described in the Reference Manual.

When  $V_{\rm DDP}$  is supplied,  $V_{\rm BAT}$  must be supplied as well. If no other supply source (e.g. battery) is connected to  $V_{\rm BAT}$ , the  $V_{\rm BAT}$  pin can also be connected directly to  $V_{\rm DDP}$ .



# 3 Electrical Parameters

#### 3.1 General Parameters

## 3.1.1 Parameter Interpretation

The parameters listed in this section partly represent the characteristics of the XMC4[12]00 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are marked with an two-letter abbreviation in column "Symbol":

- CC
  - Such parameters indicate Controller Characteristics, which are a distinctive feature of the XMC4[12]00 and must be regarded for system design.
- SR

Such parameters indicate **S**ystem **R**equirements, which must be provided by the application system in which the XMC4[12]00 is designed in.



# 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 14 Absolute Maximum Rating Parameters

Parameter	Symb	Symbol		Va	lues	Unit	Note /
			Min.	Тур.	Max.		Test Con dition
Storage temperature	$T_{ST}$	SR	-65	_	150	°C	_
Junction temperature	$T_{J}$	SR	-40	_	150	°C	_
$\begin{tabular}{ll} \hline \begin{tabular}{ll} Voltage at 3.3 V power supply \\ pins with respect to $V_{\rm SS}$ \\ \hline \end{tabular}$	$V_{DDP}$	SR	_	_	4.3	V	_
Voltage on any Class A and dedicated input pin with respect to $V_{\rm SS}$	$V_{IN}$	SR	-1.0	_	$V_{\rm DDP}$ + 1.0 or max. 4.3	V	whichever is lower
Voltage on any analog input pin with respect to $V_{\rm AGND}$	$\begin{matrix} V_{AIN} \\ V_{AREF} \end{matrix}$	SR	-1.0	_	$V_{\rm DDP}$ + 1.0 or max. 4.3	V	whichever is lower
Input current on any pin during overload condition	$I_{IN}$	SR	-10	_	+10	mA	
Absolute maximum sum of all input circuit currents for one port group during overload condition <sup>1)</sup>	$\Sigma I_{IN}$	SR	-25	_	+25	mA	
Absolute maximum sum of all input circuit currents during overload condition	$\Sigma I_{IN}$	SR	-100	_	+100	mA	

<sup>1)</sup> The port groups are defined in Table 18.



**Figure 8** explains the input voltage ranges of  $V_{\rm IN}$  and  $V_{\rm AIN}$  and its dependency to the supply level of  $V_{\rm DDP}$ . The input voltage must not exceed 4.3 V, and it must not be more than 1.0 V above  $V_{\rm DDP}$ . For the range up to  $V_{\rm DDP}$  + 1.0 V also see the definition of the overload conditions in **Section 3.1.3**.




Figure 8 Absolute Maximum Input Voltage Ranges



# 3.1.3 Pin Reliability in Overload

When receiving signals from higher voltage devices, low-voltage devices experience overload currents and voltages that go beyond their own IO power supplies specification.

Table 15 defines overload conditions that will not cause any negative reliability impact if all the following conditions are met:

- · full operation life-time is not exceeded
- Operating Conditions are met for
  - pad supply levels ( $V_{DDP}$  or  $V_{DDA}$ )
  - temperature

If a pin current is outside of the **Operating Conditions** but within the overload parameters, then the parameters functionality of this pin as stated in the Operating Conditions can no longer be guaranteed. Operation is still possible in most cases but with relaxed parameters.

Note: An overload condition on one or more pins does not require a reset.

Note: A series resistor at the pin to limit the current to the maximum permitted overload current is sufficient to handle failure situations like short to battery.

Table 15 Overload Parameters

Parameter	Sym	Symbol		Values			Note /	
			Min. Typ.		Max.		Test Condition	
Input current on any port pin during overload condition	$I_{OV}$	SR	-5	-	5	mA		
Absolute sum of all input circuit currents for one port	$I_{OVG}$	SR	_	_	20	mA	$\Sigma  I_{\rm OVx} $ , for all $I_{\rm OVx} < 0$ mA	
group during overload condition <sup>1)</sup>			_	_	20	mA	$\Sigma  I_{\rm OVx} $ , for all $I_{\rm OVx} > 0$ mA	
Absolute sum of all input circuit currents during overload condition	$I_{OVS}$	SR	_	_	80	mA	$\Sigma I_{OVG}$	

<sup>1)</sup> The port groups are defined in Table 18.

**Figure 9** shows the path of the input currents during overload via the ESD protection structures. The diodes against  $V_{\rm DDP}$  and ground are a simplified representation of these ESD protection structures.






Figure 9 Input Overload Current via ESD structures

**Table 16** and **Table 17** list input voltages that can be reached under overload conditions. Note that the absolute maximum input voltages as defined in the **Absolute Maximum Ratings** must not be exceeded during overload.

Table 16 PN-Junction Characterisitics for positive Overload

Pad Type	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = -40 °C	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = 150 °C
A1 / A1+	$V_{\text{IN}} = V_{\text{DDP}} + 1.0 \text{ V}$	$V_{IN} = V_{DDP} + 0.75  V$
AN/DIG_IN	$V_{IN} = V_{DDP} + 1.0 \; V$	$V_{IN} = V_{DDP} + 0.75  V$

Table 17 PN-Junction Characterisitics for negative Overload

Pad Type	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = -40 °C	$I_{\mathrm{OV}}$ = 5 mA, $T_{\mathrm{J}}$ = 150 °C
A1 / A1+	$V_{IN} = V_{SS}$ - 1.0 V	$V_{IN} = V_{SS}$ - 0.75 V
AN/DIG_IN	$V_{IN} = V_{DDP}$ - 1.0 V	$V_{IN} = V_{DDP}$ - 0.75 V

Table 18 Port Groups for Overload and Short-Circuit Current Sum Parameters

Group	Pins
1	P0.[12:0], P3.0
2	P14.[8:0]
3	P2.[15:0]
4	P1.[15:0]



# 3.1.4 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and its basic characteristics. More details (mainly DC parameters) are defined in the **Section 3.2.1**.

Table 19 Pad Driver and Pad Classes Overview

Class	Power Supply	Туре	Sub-Class	Speed Grade	Load	Termination
Α	3.3 V	LVTTL I/O,	A1 (e.g. GPIO)	6 MHz	100 pF	No
		LVTTL outputs	A1+ (e.g. serial I/Os)	25 MHz	50 pF	Series termination recommended




Figure 10 Output Slopes with different Pad Driver Modes

Figure 10 is a qualitative display of the resulting output slope performance with different output driver modes. The detailed input and output characteristics are listed in Section 3.2.1.



# 3.1.5 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC4[12]00. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Table 20 Operating Conditions Parameters

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Ambient Temperature	$T_{A}$ SR	-40	-	85	°C	Temp. Range F
		-40	_	125	°C	Temp. Range K
Digital supply voltage	$V_{\mathrm{DDP}}\mathrm{SR}$	$3.13^{1)}$	3.3	3.63 <sup>2)</sup>	V	
Core Supply Voltage	$V_{ m DDC}$	_1)	1.3	_	V	Generated internally
Digital ground voltage	$V_{\rm SS}$ SR	0	_	_	V	
ADC analog supply voltage	$V_{DDA}SR$	3.0	3.3	3.6 <sup>2)</sup>	V	
	$V_{\rm SSA}{ m SR}$	-0.1	0	0.1	V	
Battery Supply Voltage for Hibernate Domain <sup>3)</sup>	$V_{BAT}SR$	1.95 <sup>4)</sup>	-	3.63	V	When $V_{\rm DDP}$ is supplied $V_{\rm BAT}$ has to be supplied as well.
System Frequency	$f_{\rm SYS}$ SR	-	_	80	MHz	
Short circuit current of digital outputs	$I_{\mathrm{SC}}$ SR	-5	-	5	mA	
Absolute sum of short circuit currents per pin group <sup>5)</sup>	$\Sigma I_{\mathrm{SC\_PG}}$ SR	_	_	20	mA	
Absolute sum of short circuit currents of the device	$\Sigma I_{\mathrm{SC_D}}$ SR	-	-	100	mA	

<sup>1)</sup> See also the Supply Monitoring thresholds, Section 3.3.2.

<sup>2)</sup> Voltage overshoot to 4.0 V is permissible at Power-Up and PORST low, provided the pulse duration is less than 100 μs and the cumulated sum of the pulses does not exceed 1 h over lifetime.

<sup>3)</sup> Different limits apply for LPAC operation, Section 3.2.6

<sup>4)</sup> To start the hibernate domain it is required that V<sub>BAT</sub> ≥ 2.1 V, for a reliable start of the oscillation of RTC\_XTAL in crystal mode it is required that V<sub>BAT</sub> ≥ 3.0 V.

<sup>5)</sup> The port groups are defined in Table 18.



### 3.2 DC Parameters

## 3.2.1 Input/Output Pins

The digital input stage of the shared analog/digital input pins is identical to the input stage of the standard digital input/output pins.

The pull-up characteristics ( $I_{\rm PUH}$ ) and the input high and low voltage levels ( $V_{\rm IH}$  and  $V_{\rm IL}$ ) of the PORST pin are identical to the respective values of the standard digital input/output pins.

Table 21 Standard Pad Parameters

Parameter	Symbol	Va	alues	Unit	Note / Test Condition	
		Min.				
Pin capacitance (digital inputs/outputs)	$C_{IO}CC$	-	10	pF		
Pull-down current	$ I_{PDL} $	150	-	μΑ	$^{1)}V_{\mathrm{IN}} \ge 0.6 \times V_{\mathrm{DDP}}$	
	SR	_	10	μΑ	$^{2)}V_{\mathrm{IN}} \leq 0.36 \times V_{\mathrm{DDP}}$	
Pull-up current	$ I_{\rm PUH} $ SR	_	10	μΑ	$^{2)}V_{\mathrm{IN}} \ge 0.6 \times V_{\mathrm{DDP}}$	
		100	_	μΑ	$^{1)}V_{\mathrm{IN}} \leq 0.36 \times V_{\mathrm{DDP}}$	
Input Hysteresis for pads of all A classes <sup>3)</sup>	HYSA CC	0.1 × <i>V</i> <sub>DDP</sub>	-	V		
PORST spike filter always blocked pulse duration	t <sub>SF1</sub> CC	_	10	ns		
PORST spike filter pass-through pulse duration	t <sub>SF2</sub> CC	100		ns		
PORST pull-down current	$ I_{\rm PPD} $ CC	13	_	mA	V <sub>i</sub> = 1.0 V	

Current required to override the pull device with the opposite logic level ("force current").
 With active pull device, at load currents between force and keep current the input state is undefined.

Load current at which the pull device still maintains the valid logic level ("keep current").
 With active pull device, at load currents between force and keep current the input state is undefined.

<sup>3)</sup> Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.






Figure 11 Pull Device Input Characteristics

Figure 11 visualizes the input characteristics with an active internal pull device:

- in the cases "A" the internal pull device is overridden by a strong external driver;
- in the cases "B" the internal pull device defines the input logical state against a weak external load.



Table 22 Standard Pads Class\_A1

Parameter	Symbol	Va	lues	Unit	Note /	
		Min.	Max.		Test Condition	
Input leakage current	$I_{\sf OZA1}$ CC	-500	500	nA	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{DDP}}$	
Input high voltage	$V_{\mathrm{IHA1}}\mathrm{SR}$	$0.6 \times V_{DDP}$	V <sub>DDP</sub> + 0.3	V	max. 3.6 V	
Input low voltage	$V_{ILA1}SR$	-0.3	$0.36 \times V_{\text{DDF}}$	, V		
Output high voltage,	$V_{OHA1}$	V <sub>DDP</sub> - 0.4	_	V	$I_{OH} \ge$ -400 μA	
POD <sup>1)</sup> = weak	CC	2.4	_	V	$I_{OH} \ge$ -500 μA	
Output high voltage,		V <sub>DDP</sub> - 0.4	_	V	$I_{\mathrm{OH}} \geq$ -1.4 mA	
POD <sup>1)</sup> = medium		2.4	_	V	$I_{OH} \ge$ -2 mA	
Output low voltage	$V_{OLA1}$ CC	-	0.4	V	$I_{\rm OL} \le 500 \; \mu \text{A};$ POD <sup>1)</sup> = weak	
		-	0.4	V	$I_{\rm OL} \le 2$ mA; POD <sup>1)</sup> = medium	
Fall time	t <sub>FA1</sub> CC	-	150	ns	$C_L$ = 20 pF; POD <sup>1)</sup> = weak	
		-	50	ns	$C_{\rm L}$ = 50 pF; POD <sup>1)</sup> = medium	
Rise time	t <sub>RA1</sub> CC	-	150	ns	$C_L$ = 20 pF; POD <sup>1)</sup> = weak	
		_	50	ns	$C_{\rm L}$ = 50 pF; POD <sup>1)</sup> = medium	

<sup>1)</sup> POD = Pin Out Driver

Table 23 Standard Pads Class A1+

Parameter	Symbol	Values			Unit	Note /
		Min. Max.			Test Condition	
Input leakage current	$I_{\rm OZA1+}$ CC	-1		1	μΑ	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{DDP}}$
Input high voltage	$V_{\mathrm{IHA1+}}\mathrm{SR}$	$0.6 \times V_{\mathrm{DDP}}$		$V_{\rm DDP}$ + 0.3	V	max. 3.6 V
Input low voltage	$V_{ILA1+}SR$	-0.3		$0.36 \times V_{DDP}$	V	



Table 23 Standard Pads Class\_A1+

Parameter	Symbol	Va	lues	Unit	Note / Test Condition
		Min.	Max.		
Output high voltage,	V <sub>OHA1+</sub>	V <sub>DDP</sub> - 0.4	_	V	$I_{OH} \geq$ -400 $\muA$
POD <sup>1)</sup> = weak	CC	2.4	_	V	$I_{OH}$ ≥ -500 μA
Output high voltage,		V <sub>DDP</sub> - 0.4	-	V	$I_{\mathrm{OH}} \geq$ -1.4 mA
POD <sup>1)</sup> = medium		2.4	_	V	$I_{\mathrm{OH}}$ $\geq$ -2 mA
Output high voltage,		$V_{DDP}$ - 0.4	_	V	$I_{\mathrm{OH}} \geq$ -1.4 mA
POD <sup>1)</sup> = strong		2.4	_	V	$I_{\mathrm{OH}}$ $\geq$ -2 mA
Output low voltage	$V_{OLA1+}$ CC	_	0.4	V	$I_{\rm OL} \le 500 \ \mu \text{A};$ POD <sup>1)</sup> = weak
		_	0.4	٧	$I_{\rm OL} \le 2$ mA; POD <sup>1)</sup> = medium
		-	0.4	V	$I_{OL} \le 2 \text{ mA};$ POD <sup>1)</sup> = strong
Fall time	t <sub>FA1+</sub> CC	-	150	ns	$C_L = 20 \text{ pF};$ POD <sup>1)</sup> = weak
		-	50	ns	$C_L = 50 \text{ pF};$ POD <sup>1)</sup> = medium
		_	28	ns	$C_{L}$ = 50 pF; POD <sup>1)</sup> = strong; edge = slow
		_	16	ns	$C_{L}$ = 50 pF; POD <sup>1)</sup> = strong; edge = soft;
Rise time	t <sub>RA1+</sub> CC	-	150	ns	$C_L$ = 20 pF; POD <sup>1)</sup> = weak
		-	50	ns	$C_{\rm L}$ = 50 pF; POD <sup>1)</sup> = medium
		_	28	ns	$C_{L}$ = 50 pF; POD <sup>1)</sup> = strong; edge = slow
		_	16	ns	$C_L$ = 50 pF; POD <sup>1)</sup> = strong; edge = soft

<sup>1)</sup> POD = Pin Out Driver

Subject to Agreement on the Use of Product Information



Table 24 HIB\_IO Class\_A1 special Pads

Parameter	Symbol	Va	lues	Unit	Note / Test Condition	
		Min.	Max.			
Input leakage current	$\begin{matrix} I_{\rm OZHIB} \\ {\rm CC} \end{matrix}$	-500	500	nA	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{BAT}}$	
Input high voltage	$V_{\mathrm{IHHIB}}$ SR	$0.6  imes V_{BAT}$	$V_{\rm BAT}$ + 0.3	V	max. 3.6 V	
Input low voltage	$V_{\rm ILHIB}$ SR	-0.3	$0.36 \times V_{BAT}$	V		
Input Hysteresis for	HYSHIB CC	$0.1  imes V_{BAT}$	_	V	$V_{BAT} \geq$ 3.13 V	
HIB_IO pins <sup>1)</sup>		$0.06 \times V_{BAT}$	-	V	$V_{\mathrm{BAT}}$ < 3.13 V	
Output high voltage, POD <sup>1)</sup> = medium	$V_{OHHIB}$	V <sub>BAT</sub> - 0.4	_	٧	$I_{\mathrm{OH}} \geq$ -1.4 mA	
Output low voltage	$V_{\rm OLHIB}$ CC	-	0.4	V	$I_{\rm OL} \le$ 2 mA	
Fall time	t <sub>FHIB</sub> CC	-	50	ns	$V_{\rm BAT} \ge 3.13 \ {\rm V}$ $C_{\rm L} = 50 \ {\rm pF}$	
		_	100	ns	$V_{\mathrm{BAT}}$ < 3.13 V $C_{\mathrm{L}}$ = 50 pF	
Rise time	$t_{RHIB}CC$	-	50	ns	$V_{\mathrm{BAT}} \geq$ 3.13 V $C_{\mathrm{L}}$ = 50 pF	
		_	100	ns	$V_{\mathrm{BAT}}$ < 3.13 V $C_{\mathrm{L}}$ = 50 pF	

<sup>1)</sup> Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.



# 3.2.2 Analog to Digital Converters (ADCx)

 Table 25
 ADC Parameters (Operating Conditions apply)

Parameter	Symbol		Value	S	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Analog reference voltage	V <sub>AREF</sub> SR	_	_	-	V	$\begin{split} V_{\text{AREF}} &= V_{\text{DDA}} \\ \text{shared analog} \\ \text{supply and} \\ \text{reference input} \\ \text{pin} \end{split}$	
Alternate reference voltage <sup>5)</sup>	$V_{AREF}$ SR	V <sub>AGND</sub> + 1	_	$V_{\rm DDA}^{+}$ $0.05^{1)}$	V		
Analog reference ground	$V_{AGND}$ SR	_	_	_	V	$\begin{split} V_{\text{AGND}} &= V_{\text{SSA}} \\ \text{shared analog} \\ \text{supply and} \\ \text{reference input} \\ \text{pin} \end{split}$	
Alternate reference voltage range <sup>2)5)</sup>	$V_{AREF} \text{-} \\ V_{AGND} \\ SR$	1	_	V <sub>DDA</sub> + 0.1	V		
Analog input voltage	$V_{AIN}SR$	$V_{AGND}$	_	$V_{DDA}$	V		
Input leakage at analog inputs <sup>3)</sup>	I <sub>OZ1</sub> CC	-100	_	200	nA	$ \begin{array}{c} \textbf{0.03} \times V_{\text{DDA}} < \\ V_{\text{AIN}} < \textbf{0.97} \times V_{\text{DDA}} \end{array} $	
		-500	_	100	nA	$ \begin{array}{c c} \textbf{0 V} \leq V_{AIN} \leq \textbf{0.03} \\ \times V_{DDA} \end{array} $	
		-100	_	500	nA	$\begin{array}{l} \textbf{0.97} \times V_{\text{DDA}} \\ \leq V_{\text{AIN}} \leq V_{\text{DDA}} \end{array}$	
Internal ADC clock	$f_{ADCI}CC$	2	_	30	MHz	$V_{DDA}$ = 3.3 V	
Switched capacitance at the analog voltage inputs <sup>4)</sup>	$C_{ m AINSW}$	_	4	6.5	pF		
Total capacitance of an analog input	$\begin{array}{c} C_{AINTOT} \\ CC \end{array}$	_	12	20	pF		
Switched capacitance at the alternate reference voltage input <sup>5)6)</sup>	$\begin{array}{c} C_{AREFSW} \\ CC \end{array}$	_	15	30	pF		



 Table 25
 ADC Parameters (Operating Conditions apply)

Parameter	Symbol	,	Values	3	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Total capacitance of the alternate reference inputs <sup>5)</sup>	$C_{AREFTOT}$	_	20	40	pF	
Total Unadjusted Error	TUE CC	-6	-	6	LSB	12-bit resolution;
Differential Non-Linearity Error <sup>8)</sup>	$EA_{DNL}$	-4.5	-	4.5	LSB	$V_{\text{DDA}} = 3.3 \text{ V};$ $V_{\text{AREF}} = V_{\text{DDA}}^{7)}$
Gain Error <sup>8)</sup>	EA <sub>GAIN</sub>	-6	_	6	LSB	
Integral Non-Linearity <sup>8)</sup>	$EA_{INL}CC$	-4.5	-	4.5	LSB	
Offset Error <sup>8)</sup>	EA <sub>OFF</sub> CC	-6	-	6	LSB	
RMS Noise <sup>9)</sup>	$EN_{RMS}$	_	1	2 <sup>10)11)</sup>	LSB	
Worst case ADC $V_{\rm DDA}$ power supply current per active converter	I <sub>DDAA</sub> CC	_	1.5	2	mA	during conversion $V_{\rm DDP} = 3.6 \text{ V},$ $T_{\rm J} = 150 ^{\circ}\text{C}$
Charge consumption on alternate reference per conversion <sup>5)</sup>	$Q_{\mathrm{CONV}}$	-	30	-	pC	$\begin{array}{l} 0 \text{ V} \leq V_{\text{AREF}} \\ \leq V_{\text{DDA}}^{12)} \end{array}$
ON resistance of the analog input path	R <sub>AIN</sub> CC	_	600	1 200	Ohm	
ON resistance for the ADC test (pull down for AIN7)	R <sub>AIN7T</sub> CC	180	550	900	Ohm	

- 1) A running conversion may become imprecise in case the normal conditions are violated (voltage overshoot).
- 2) If the analog reference voltage is below  $V_{\rm DDA}$ , then the ADC converter errors increase. If the reference voltage is reduced by the factor k (k<1), TUE, DNL, INL, Gain, and Offset errors increase also by the factor 1/k.
- 3) The leakage current definition is a continuous function, as shown in figure ADCx Analog Inputs Leakage. The numerical values defined determine the characteristic points of the given continuous linear approximation they do not define step function (see Figure 14).
- 4) The sampling capacity of the conversion C-network is pre-charged to V<sub>AREF</sub>/2 before the sampling moment. Because of the parasitic elements, the voltage measured at AINx can deviate from V<sub>AREF</sub>/2.
- 5) Applies to AINx, when used as alternate reference input.
- 6) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead, smaller capacitances are successively switched to the reference voltage.
- For 10-bit conversions, the errors are reduced to 1/4; for 8-bit conversions, the errors are reduced to 1/16.
   Never less than ±1 LSB.



- 8) The sum of DNL/INL/GAIN/OFF errors does not exceed the related total unadjusted error TUE.
- 9) This parameter is valid for soldered devices and requires careful analog board design.
- 10) Resulting worst case combined error is arithmetic combination of TUE and  $EN_{\rm PMS}$
- 11) Value is defined for one sigma Gauss distribution.
- 12) The resulting current for a conversion can be calculated with  $I_{AREF} = Q_{CONV} / t_c$ . The fastest 12-bit post-calibrated conversion of  $t_c = 566$  ns results in a typical average current of  $I_{AREF} = 53 \, \mu A$ .




Figure 12 VADC Reference Voltage Range



The power-up calibration of the ADC requires a maximum number of 4 352  $f_{\rm ADCI}$  cycles.




Figure 13 ADCx Input Circuits




Figure 14 ADCx Analog Input Leakage Current



### **Conversion Time**

**Table 26** Conversion Time (Operating Conditions apply)

Parameter	Syn	nbol	Values	Unit	Note
Conversion time	t <sub>C</sub>		$2 \times T_{ADC}$ + $(2 + N + STC + PC + DM) \times T_{ADCI}$	•	N = 8, 10, 12 for N-bit conversion $T_{\rm ADC} = 1/f_{\rm PERIPH}$ $T_{\rm ADCI} = 1/f_{\rm ADCI}$

- STC defines additional clock cycles to extend the sample time
- PC adds two cycles if post-calibration is enabled
- DM adds one cycle for an extended conversion time of the MSB

### **Conversion Time Examples**

System assumptions (max.  $f_{ADC}$ ):

$$f_{ADC}$$
 = 80 MHz i.e.  $t_{ADC}$  = 12.5 ns, DIVA = 2,  $f_{ADCI}$  = 26.7 MHz i.e.  $t_{ADCI}$  = 37.5 ns

According to the given formulas the following minimum conversion times can be achieved (STC = 0, DM = 0):

12-bit post-calibrated conversion (PC = 2):

$$t_{\text{CN12C}} = (2 + 12 + 2) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}} = 16 \times 37.5 \text{ ns} + 2 \times 12.5 \text{ ns} = 625 \text{ ns}$$

12-bit uncalibrated conversion:

$$t_{\text{CN12}} = (2 + 12) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}} = 14 \times 37.5 \text{ ns} + 2 \times 12.5 \text{ ns} = 550 \text{ ns}$$

10-bit uncalibrated conversion:

$$t_{\rm CN10}$$
 = (2 + 10) ×  $t_{\rm ADCI}$  + 2 ×  $t_{\rm ADC}$  = 12 × 37.5 ns + 2 × 12.5 ns = 475 ns

8-bit uncalibrated:

$$t_{\rm CN8}$$
 = (2 + 8) ×  $t_{\rm ADCI}$  + 2 ×  $t_{\rm ADC}$  = 10 × 37.5 ns + 2 × 12.5 ns = 400 ns

System assumptions (max.  $f_{ADCI}$ ):

$$f_{\mathrm{ADC}}$$
 = 60 MHz i.e.  $t_{\mathrm{ADC}}$  = 16.67 ns, DIVA = 1,  $f_{\mathrm{ADCI}}$  = 30 MHz i.e.  $t_{\mathrm{ADCI}}$  = 33.33 ns

12-bit post-calibrated conversion (PC = 2):

$$t_{\text{CN12C}} = (2 + 12 + 2) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}} = 16 \times 33.33 \text{ ns} + 2 \times 16.67 \text{ ns} = 566 \text{ ns}$$



# 3.2.3 Digital to Analog Converters (DACx)

Note: These parameters are not subject to production test, but verified by design and/or characterization.

 Table 27
 DAC Parameters (Operating Conditions apply)

Parameter	Symbol			Values	6	Unit	Note /	
			Min.	Тур.	Max.		Test Condition	
RMS supply current	$I_{DD}$	CC	_	2.5	4	mA	per active DAC channel, without load currents of DAC outputs	
Resolution	RES	CC	-	12	-	Bit		
Update rate	$f_{URATE_{\_}}$	ACC	_		2	Msam ple/s	data rate, where DAC can follow 64 LSB code jumps to ± 1LSB accuracy	
Update rate	$f_{\sf URATE_{-}}$	<sub>F</sub> CC	_		5	Msam ple/s	data rate, where DAC can follow 64 LSB code jumps to ± 4 LSB accuracy	
Settling time	t <sub>SETTLE</sub>	CC	_	1	2	μS	at full scale jump, output voltage reaches target value ± 20 LSB	
Slew rate	SR	CC	2	5	_	V/μs		
Minimum output voltage	V <sub>OUT_N</sub> CC	1IN	_	0.3	-	V	code value unsigned: 000 <sub>H</sub> ; signed: 800 <sub>H</sub>	
Maximum output voltage	V <sub>OUT_N</sub> CC	MAX	_	2.5		V	code value unsigned: FFF <sub>H</sub> ; signed: 7FF <sub>H</sub>	
Integral non- linearity <sup>1)</sup>	INL	CC	-5.5	±2.5	5.5	LSB	$\begin{aligned} R_L &\geq 5 \text{ kOhm,} \\ C_L &\leq 50 \text{ pF} \end{aligned}$	
Differential non- linearity	DNL	CC	-2	±1	2	LSB	$\begin{aligned} R_L &\geq 5 \text{ kOhm,} \\ C_L &\leq 50 \text{ pF} \end{aligned}$	

Subject to Agreement on the Use of Product Information



 Table 27
 DAC Parameters (Operating Conditions apply) (cont'd)

Parameter	Symbo	ı		Values			Note /	
			Min.	Тур.	Max.		Test Condition	
Offset error	$ED_{OFF}$	CC		±20		mV		
Gain error	$ED_{G\_IN}$	CC	-5	0	5	%		
Startup time	t <sub>STARTUF</sub>	-CC	_	15	30	μS	time from output enabling till code valid ±16 LSB	
3dB Bandwidth of Output Buffer	$f_{\rm C1}$	СС	2.5	5	_	MHz	verified by design	
Output sourcing current	I <sub>OUT_SOI</sub>	URCE	_	-30	_	mA		
Output sinking current	I <sub>OUT_SIN</sub>	IK	_	0.6	_	mA		
Output resistance	$R_{OUT}$	CC	-	50	-	Ohm		
Load resistance	$R_{L}$	SR	5	-	_	kOhm		
Load capacitance	$C_{L}$	SR	-	_	50	pF		
Signal-to-Noise Ratio	SNR	СС	_	70	-	dB	examination bandwidth < 25 kHz	
Total Harmonic Distortion	THD	CC	_	70	_	dB	examination bandwidth < 25 kHz	
Power Supply Rejection Ratio	PSRR	СС	_	56	_	dB	to $V_{\rm DDA}$ verified by design	

<sup>1)</sup> According to best straight line method.

### **Conversion Calculation**

Unsigned:

 $\mathsf{DACxDATA} = 4095 \times (V_\mathsf{OUT} - V_\mathsf{OUT\_MIN}) \, / \, (V_\mathsf{OUT\_MAX} - V_\mathsf{OUT\_MIN})$ 

Signed:

 $\mathsf{DACxDATA} = 4095 \times (V_\mathsf{OUT} - V_\mathsf{OUT\_MIN}) \, / \, (V_\mathsf{OUT\_MAX} - V_\mathsf{OUT\_MIN}) \, - \, 2048$ 






Figure 15 DAC Conversion Examples



## 3.2.4 Out-of-Range Comparator (ORC)

The Out-of-Range Comparator (ORC) triggers on analog input voltages ( $V_{\rm AIN}$ ) above the analog reference<sup>1)</sup> ( $V_{\rm AREF}$ ) on selected input pins (GxORCy) and generates a service request trigger (GxORCOUTy).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

The parameters in Table 28 apply for the maximum reference voltage  $V_{\rm ARFF} = V_{\rm DDA} + 50$  mV.

 Table 28
 ORC Parameters (Operating Conditions apply)

Table 20 ONC I	Table 20 ONC Farameters					арріу)	1
Parameter	Symb	Symbol		Values	3	Unit	Note /
				Тур.	Max.	1	Test Condition
DC Switching Level	$V_{ODC}$	CC	100	125	200	mV	Ax-marking devices $V_{\text{AIN}} \ge V_{\text{AREF}} + V_{\text{ODC}}$
Hysteresis	$V_{OHYS}$	CC	50	-	$V_{\text{ODC}}$	mV	
Detection Delay of a persistent	$t_{ODD}$	СС	55	_	450	ns	Ax-marking devices $V_{\rm AIN} \ge V_{\rm AREF}$ + 200 mV
Overvoltage			45	-	105	ns	$V_{AIN} \geq V_{AREF}$ + 400 mV
Always detected Overvoltage Pulse	$t_{OPDD}$	CC	440	_	_	ns	Ax-marking devices $V_{\rm AIN} \ge V_{\rm AREF}$ + 200 mV
			90	-	-	ns	$V_{AIN} \geq V_{AREF}$ + 400 mV
Never detected Overvoltage Pulse	$t_{OPDN}$	CC	_	_	49	ns	Ax-marking devices $V_{\rm AIN} \ge V_{\rm AREF}$ + 200 mV
			_	-	30	ns	$V_{AIN} \geq V_{AREF}$ + 400 mV
Release Delay	$t_{ORD}$	CC	65	-	105	ns	$V_{AIN} \leq V_{AREF}$
Enable Delay	$t_{\sf OED}$	CC	-	100	200	ns	

<sup>1)</sup> Always the standard VADC reference, alternate references do not apply to the ORC.






Figure 16 GxORCOUTy Trigger Generation




Figure 17 ORC Detection Ranges



## 3.2.5 High Resolution PWM (HRPWM)

The following chapters describe the operating conditions, characteristics and timing requirements, for all the components inside the HRPWM module. Each description is given for just one sub unit, e.g., one CSG or one HRC.

All the timing information is related to the module clock,  $f_{hrpwm}$ .

Note: These parameters are not subject to production test, but verified by design and/or characterization.

### 3.2.5.1 HRC characteristics

Table 29 summarizes the characteristics of the HRC units.

Table 29 HRC characteristics (Operating Conditions apply)

	T = -	\				
Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
High resolution step size <sup>1)2)</sup>	t <sub>HRS</sub> CC	_	150	_	ps	
Startup time (after reset release)	t <sub>start</sub> CC	_	_	2	μS	

<sup>1)</sup> The step size for clock frequencies equal to 180, 120 and 80 MHz is 150 ps.

#### 3.2.5.2 CMP and 10-bit DAC characteristics

The **Table 30** summarizes the characteristics of the CSG unit.

The specified characteristics require that the setup of the HRPWM follows the initialization sequence as documented in the Reference Manual.

Table 30 CMP and 10-bit DAC characteristics (Operating Conditions apply)

Parameter	Symbol		Values	;	Unit	Note /
		Min.	Тур.	Max.		Test Condition
DAC Resolution	RES CC		10		bits	
DAC differential nonlinearity	DNL CC	-1	-	1.5	LSB	Monotonic behavior, See Figure 18
DAC integral nonlinearity	INL CC	-3	_	3	LSB	See Figure 18

<sup>2)</sup> The step size for clock frequencies different from 180, 120 and 80 MHz but within the range from 180 to 64 MHz can be between 118 to 180 ps (fixed over process and operating conditions)



 Table 30
 CMP and 10-bit DAC characteristics (Operating Conditions apply)

Parameter	Symbol		Values	;	Unit	Note /
		Min.	Тур.	Max.		Test Condition
CSG Output Jitter	$D_{\mathrm{CSG}}$	-	-	1	clk	
Bias startup time	t <sub>start</sub> CC	_	_	98	us	
Bias supply current	$I_{ m DDbias}$ CC	_	_	400	μА	
CSGy startup time	t <sub>CSGS</sub>	_	_	2	μS	
Input operation current <sup>1)</sup>	$\begin{matrix} I_{\rm DDCIN} \\ {\rm CC} \end{matrix}$	-10	_	33	μА	See Figure 19
High Speed Mode						
DAC output voltage range	$V_{DOUT}$ CC	$V_{SS}$	_	$V_{DDP}$	V	
DAC propagation delay - Full scale	t <sub>FShs</sub> CC	-	-	80	ns	See Figure 20
Input Selector propagation delay - Full scale	t <sub>Dhs</sub> CC	-	-	100	ns	See Figure 20
Comparator bandwidth	$t_{Dhs}$ CC	20	_	_	ns	
DAC CLK frequency	$f_{\rm clk}$ SR	_	_	30	MHz	
Supply current	I <sub>DDhs</sub> CC	_	_	940	μА	
Low Speed Mode	I.		1	1		
DAC output voltage range	$V_{DOUT}$ CC	$V_{\text{DDP}}^{2}$	-	$V_{DDP}$	V	
DAC propagation delay - Full Scale	t <sub>FSIs</sub> CC	-	-	160	ns	See Figure 20
Input Selector propagation delay - Full Scale	t <sub>DIs</sub> CC	-	-	200	ns	See Figure 20
Comparator bandwidth	$t_{DIs}$ CC	20	_	_	ns	
DAC CLK frequency	$f_{\rm clk}$ SR	_	_	30	MHz	
Supply current	$\begin{matrix} I_{\rm DDIs} \\ {\rm CC} \end{matrix}$	-	-	300	μА	

<sup>1)</sup> Typical input resistance  $R_{CIN}$  = 100kOhm.

Subject to Agreement on the Use of Product Information

<sup>2)</sup> The INL error increases for DAC output voltages below this limit.






Figure 18 CSG DAC INL and DNL example




Figure 19 Input operation current






Figure 20 DAC and Input Selector Propagation Delay

### 3.2.5.3 Clocks

### **HRPWM DAC Conversion Clock**

The DAC conversion clock can be generated internally or it can be controlled via a HRPWM module pin.

Table 31 External DAC conversion trigger operating conditions

				•	•		
Parameter	Symb	ol	V	alues		Unit	Note /
			Min.	Тур.	Max.		Test Con dition
Frequency	$f_{ m etrg}$	SR	_	_	30 <sup>2)</sup>	MHz	
ON time	$t_{\text{onetrg}}$	SR	$2T_{\rm ccu}^{-1)2)}$	_	_	ns	
OFF time	$t_{ m offetrg}$	SR	$2T_{\rm ccu}^{-1)2)}$	_	_	ns	

<sup>1) 50%</sup> duty cycle is not obligatory

### **CSG External Clock**

It is possible to select an external source, that can be used as a clock for the slope generation, HRPWMx.ECLKy. This clock is synchronized internally with the module clock and therefore the external clock needs to meet the criterion described on **Table 32**.

<sup>2)</sup> Only valid if the signal was not previously synchronized/generated with the fccu clock (or a synchronous clock)



Table 32 External clock operating conditions

Parameter	Symbol		Value	Unit	Note /	
		Min.	Тур.	Max.		Test Con dition
Frequency	$f_{ m eclk}$ SR	_	_	$f_{\text{hrpwm}}/4$	MHz	
ON time	t <sub>oneclk</sub> SR	$2T_{\rm ccu}^{-1)2)}$	-	_	ns	
OFF time	t <sub>offeclk</sub> SR	2T <sub>ccu</sub> <sup>1)2)</sup>	_	_	ns	Only the rising edge is used

<sup>1) 50%</sup> duty cycle is not obligatory

## 3.2.6 Low Power Analog Comparator (LPAC)

The Low Power Analog Comparator (LPAC) triggers a wake-up event from Hibernate state or an interrupt trigger during normal operation. It does so by comparing  $V_{\rm BAT}$  or another external sensor voltage  $V_{\rm LPS}$  with a pre-programmed threshold voltage.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 33 Low Power Analog Comparator Parameters

Parameter	Symbol		Values	}	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
$\overline{V_{\mathrm{BAT}}}$ supply voltage range for LPAC operation	$V_{BAT}$ SR	2.1	_	3.6	V		
Sensor voltage range	$V_{LPCS}$	0	_	1.2	V		
Threshold step size	$V_{th}$ CC	_	18.75	_	mV		
Threshold trigger accuracy	$\Delta V_{th}$ CC	_	-	±10	%	for $V_{\text{th}}$ > 0.4 V	
Conversion time	$t_{LPCC}$ CC	_	-	250	μS		
Average current consumption over time	$I_{LPCAC}$	_	_	15	μΑ	conversion interval 10 ms <sup>1)</sup>	
Current consumption during conversion	$I_{LPCC}$ CC	_	150	_	μΑ	1)	

<sup>1)</sup> Single channel conversion, measuring  $V_{\rm BAT}$  = 3.3 V, 8 cycles settling time

<sup>2)</sup> Only valid if the signal was not previously synchronized/generated with the fccu clock (or a synchronous clock)



# 3.2.7 Die Temperature Sensor

The Die Temperature Sensor (DTS) measures the junction temperature  $T_{\rm J}$ .

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 34 Die Temperature Sensor Parameters

Parameter	Symbol			Values	S	Unit	
			Min.	Тур.	Max.		Test Condition
Temperature sensor range	$T_{SR}$	SR	-40	-	150	°C	
Linearity Error (to the below defined formula)	$\Delta T_{LE}$	СС	_	±1	_	°C	per $\Delta T_{\rm J} \le 30~{\rm ^{\circ}C}$
Offset Error	$\Delta T_{\sf OE}$	CC	_	±6	_	°C	$\Delta T_{\rm OE} = T_{\rm J} - T_{\rm DTS}$ $V_{\rm DDP} \le 3.3 \; {\rm V}^{1)}$
Measurement time	$t_{M}$	CC	_	_	100	μS	
Start-up time after reset inactive	$t_{TSST}$	SR	_	_	10	μS	

<sup>1)</sup> At  $V_{\rm DDP\ max}$  = 3.63 V the typical offset error increases by an additional  $\Delta T_{\rm OE}$  = ±1 °C.

The following formula calculates the temperature measured by the DTS in [°C] from the RESULT bit field of the DTSSTAT register.

Temperature 
$$T_{\text{DTS}}$$
 = (RESULT - 605) / 2.05 [°C]

This formula and the values defined in **Table 34** apply with the following calibration values:

- DTSCON.BGTRIM = 8<sub>H</sub>
- DTSCON.REFTRIM = 4<sub>H</sub>



## 3.2.8 USB Device Interface DC Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 35 USB Device Data Line (USB\_DP, USB\_DM) Parameters (Operating Conditions apply)

Parameter	Sym	bol		Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Input low voltage	$V_{IL}$	SR	_	-	0.8	V	
Input high voltage (driven)	$V_{IH}$	SR	2.0	-	_	V	
Input high voltage (floating) 1)	$V_{IHZ}$	SR	2.7	-	3.6	V	
Differential input sensitivity	$V_{DIS}$	CC	0.2	-	_	V	
Differential common mode range	$V_{CM}$	CC	0.8	-	2.5	V	
Output low voltage	$V_{OL}$	СС	0.0	-	0.3	V	1.5 kOhm pull- up to 3.6 V
Output high voltage	$V_{OH}$	CC	2.8	-	3.6	V	15 kOhm pull- down to 0 V
DP pull-up resistor (idle bus)	$R_{PUI}$	CC	900	-	1 575	Ohm	
DP pull-up resistor (upstream port receiving)	R <sub>PUA</sub>	CC	1 425	-	3 090	Ohm	
Input impedance DP, DM	$Z_{INP}$	CC	300	-	_	kOhm	$0 \text{ V} \leq V_{IN} \leq V_{DDP}$
Driver output resistance DP, DM	$Z_{DRV}$	СС	28	-	44	Ohm	

<sup>1)</sup> Measured at A-connector with 1.5 kOhm ± 5% to 3.3 V ± 0.3 V connected to USB\_DP or USB\_DM and at B-connector with 15 kOhm ± 5% to ground connected to USB\_DP and USB\_DM.



## 3.2.9 Oscillator Pins

Note: It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimal parameters for the oscillator operation. Please refer to the limits specified by the crystal or ceramic resonator supplier.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

The oscillator pins can be operated with an external crystal (see Figure 21) or in direct input mode (see Figure 22).




Figure 21 Oscillator in Crystal Mode






Figure 22 Oscillator in Direct Input Mode



Table 36 OSC\_XTAL Parameters

Parameter	er Symbol Values			Unit	Note /	
		Min.	Тур.	Max.		Test Condition
Input frequency	$f_{ m OSC}{ m SR}$	4	_	40	MHz	Direct Input Mode selected
		4	_	25	MHz	External Crystal Mode selected
Oscillator start-up time <sup>1)2)</sup>	t <sub>OSCS</sub>	_	_	10	ms	
Input voltage at XTAL1	$V_{IX}$ SR	-0.5	_	V <sub>DDP</sub> + 0.5	V	
Input amplitude (peak-to-peak) at XTAL1 <sup>2)3)</sup>	$V_{PPX}SR$	$V_{\text{DDP}}$	_	<i>V</i> <sub>DDP</sub> + 1.0	V	
Input high voltage at XTAL1 <sup>4)</sup>	$V_{IHBX}SR$	1.0	_	<i>V</i> <sub>DDP</sub> + 0.5	V	
Input low voltage at XTAL1 <sup>4)</sup>	$V_{ILBX}SR$	-0.5	_	0.4	V	
Input leakage current at XTAL1	I <sub>ILX1</sub> CC	-100	_	100	nA	Oscillator power down 0 V $\leq V_{\rm IX} \leq V_{\rm DDP}$

<sup>1)</sup>  $t_{\rm OSCS}$  is defined from the moment the oscillator is enabled wih SCU\_OSCHPCTRL.MODE until the oscillations reach an amplitude at XTAL1 of 0.4  $^*$   $V_{\rm DDP}$ .

<sup>2)</sup> The external oscillator circuitry must be optimized by the customer and checked for negative resistance and amplitude as recommended and specified by crystal suppliers.

<sup>3)</sup> If the shaper unit is enabled and not bypassed.

<sup>4)</sup> If the shaper unit is bypassed, dedicated DC-thresholds have to be met.



Table 37 RTC\_XTAL Parameters

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Input frequency	$f_{\rm OSC}$ SR	_	32.768	_	kHz	
Oscillator start-up time <sup>1)2)3)</sup>	$t_{ m OSCS}$	_	_	5	S	
Input voltage at RTC_XTAL1	$V_{IX}$ SR	-0.3	_	V <sub>BAT</sub> + 0.3	V	
Input amplitude (peak- to-peak) at RTC_XTAL1 <sup>2)4)</sup>	$V_{PPX}SR$	0.4	_	_	V	
Input high voltage at RTC_XTAL1 <sup>5)</sup>	$V_{IHBX}SR$	$V_{BAT}$	_	V <sub>BAT</sub> + 0.3	V	
Input low voltage at RTC_XTAL1 <sup>5)</sup>	$V_{ILBX}SR$	-0.3	_	$V_{BAT}$	V	
Input Hysteresis for RTC_XTAL1 <sup>5)6)</sup>	V <sub>HYSX</sub> CC	0.1 × <i>V</i> <sub>BAT</sub>		_	V	$3.0 \text{ V} \le V_{\text{BAT}} < 3.6 \text{ V}$
		$V_{BAT}$		_	V	V <sub>BAT</sub> < 3.0 V
Input leakage current at RTC_XTAL1	$I_{ILX1}$ CC	-100	_	100	nA	Oscillator power down 0 V $\leq V_{\rm IX} \leq V_{\rm BAT}$

t<sub>OSCS</sub> is defined from the moment the oscillator is enabled by the user with SCU\_OSCULCTRL.MODE until the oscillations reach an amplitude at RTC\_XTAL1 of 400 mV.

The external oscillator circuitry must be optimized by the customer and checked for negative resistance and amplitude as recommended and specified by crystal suppliers.

<sup>3)</sup> For a reliable start of the oscillation in crystal mode it is required that  $V_{\rm BAT} \ge 3.0$  V. A running oscillation is maintained across the full  $V_{\rm BAT}$  voltage range.

<sup>4)</sup> If the shaper unit is enabled and not bypassed.

<sup>5)</sup> If the shaper unit is bypassed, dedicated DC-thresholds have to be met.

<sup>6)</sup> Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.



# 3.2.10 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

If not stated otherwise, the operating conditions for the parameters in the following table are:

 $V_{\rm DDP}$  = 3.3 V,  $T_{\rm A}$  = 25 °C

Table 38 Power Supply Parameters

Parameter	Symb	ol		Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Active supply current <sup>1)</sup>	$I_{DDPA}$	CC	-	80	_	mA	80 / 80 / 80
Peripherals enabled			_	75	_		80 / 40 / 40
Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz			_	73	_		40 / 40 / 80
JCPU JPERIPH JCCU			_	59	_		24 / 24 / 24
			_	50	-		1/1/1
Active supply current	$I_{DDPA}$	CC	-	24	_	mA	80 / 80 / 80
Code execution from RAM Flash in Sleep mode Frequency: $f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in MHz			_	19	-		80 / 40 / 40
Active supply current <sup>2)</sup>	$I_{DDPA}$	CC	-	63	-	mA	80 / 80 / 80
Peripherals disabled			_	62	-		80 / 40 / 40
Frequency: $f_{\text{CPU}}/f_{\text{PERIPH}}$ in MHz			_	60	_		40 / 40 / 80
			_	54	_		24 / 24 / 24
			_	50	_		1/1/1



Table 38 Power Supply Parameters

Parameter	Symbol		Values	S	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Sleep supply current <sup>3)</sup>	$I_{DDPS}$ CC	_	76	_	mA	80 / 80 / 80
Peripherals enabled		_	73	_		80 / 40 / 40
Frequency: $f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in MHz		_	70	_		40 / 40 / 80
JCPU / JPERIPH / JCCU III WIII 12		_	56	_		24 / 24 / 24
		_	47	_		1/1/1
$f_{\rm CPU}/f_{\rm PERIPH}/f_{\rm CCU}$ in kHz		_	46	_		100 / 100 / 100
Sleep supply current <sup>4)</sup>	$I_{DDPS}$ CC	_	59	-	mA	80 / 80 / 80
Peripherals disabled		_	58	-		80 / 40 / 40
Frequency: $f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in MHz		_	57	_		40 / 40 / 80
JCPU, JPERIPH, JCCU		_	51	-		24 / 24 / 24
		_	46	-		1/1/1
$f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in kHz		_	46	-		100 / 100 / 100
Deep Sleep supply	$I_{DDPD}$ CC	-	6.9	-	mA	24 / 24 / 24
current <sup>5)</sup>		_	4.3	-		4/4/4
Flash in Sleep mode Frequency:		_	3.8	-		1/1/1
$f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in MHz					_	
$f_{\rm CPU}/f_{\rm PERIPH}/f_{\rm CCU}$ in kHz		_	4.5	-		100 / 100 / 100 6)
Hibernate supply current	$I_{DDPH}$ CC	_	10.8	_	μΑ	$V_{\mathrm{BAT}}$ = 3.3 V
RTC on <sup>7)</sup>		_	8.0	_		$V_{BAT}$ = 2.4 V
		_	6.8	_		$V_{\mathrm{BAT}}$ = 2.0 V
Hibernate supply current	$I_{DDPH}$ CC	-	10.3	-	μΑ	$V_{\mathrm{BAT}}$ = 3.3 V
RTC off <sup>8)</sup>		_	7.5	_		$V_{BAT}$ = 2.4 V
		_	6.3	_		$V_{\mathrm{BAT}}$ = 2.0 V
Worst case active supply current <sup>9)</sup>	$I_{DDPA}$ CC	_	-	140	mA	$V_{\rm DDP} = 3.6 \text{ V},$ $T_{\rm J} = 150 ^{\circ}\text{C}$
$\overline{V_{\mathrm{DDA}}}$ power supply current	$I_{DDA}$ CC	-	-	_11)	mA	
$I_{\mathrm{DDP}}$ current at $\overline{\mathrm{PORST}}$ Low	$I_{\rm DDP\_PORST} \\ {\rm CC}$	-	_	24	mA	$V_{\rm DDP} = 3.6 \text{ V},$ $T_{\rm J} = 150  {}^{\rm o}{\rm C}$



Table 38 Power Supply Parameters

Parameter	Symb	ool		Values	3	Unit	Note /	
			Min.	Тур.	Max.		Test Condition	
Power Dissipation	$P_{DISS}$	CC	_	_	1	W	$V_{\rm DDP} = 3.6 \text{ V},$ $T_{\rm J} = 150 ^{\circ}\text{C}$	
Wake-up time from Sleep to Active mode	$t_{SSA}$	СС	_	6	_	cycles		
Wake-up time from Deep Sleep to Active mode			_	_	-	ms	Defined by the wake-up of the Flash module, see Section 3.2.11	
Wake-up time from Hibernate mode			_	-	_	ms	Wake-up via power-on reset event, see Section 3.3.2	

- 1) CPU executing code from Flash, all peripherals idle.
- 2) CPU executing code from Flash. USB and CCU clock off.
- 3) CPU in sleep, all peripherals idle, Flash in Active mode.
- 4) CPU in sleep, Flash in Active mode.
- 5) CPU in sleep, peripherals disabled, after wake-up code execution from RAM.
- 6) To wake-up the Flash from its Sleep mode,  $f_{CPII} \ge 1$  MHz is required.
- 7) OSC\_ULP operating with external crystal on RTC\_XTAL
- 8) OSC\_ULP off, Hibernate domain operating with OSC\_SI clock
- 9) Test Power Loop: f<sub>SYS</sub> = 80 MHz, CPU executing benchmark code from Flash, all CCUs in 100kHz timer mode, all ADC groups in continuous conversion mode, USICs as SPI in internal loop-back mode, CAN in 500kHz internal loop-back mode, interrupt triggered DMA block transfers to parity protected RAMs and FCE, DTS measurements and FPU calculations.
  - The power consumption of each customer application will most probably be lower than this value, but must be evaluated separately.
- 10)  $I_{\rm DDP}$  decreases typically by 3.5 mA when  $f_{\rm SYS}$  decreases by 10 MHz, at constant  $T_{\rm J}$
- 11) Sum of currents of all active converters (ADC and DAC)



### **Peripheral Idle Currents**

#### Test conditions:

- f<sub>sys</sub> and derived clocks at 80 MHz
- $V_{\text{DDP}} = 3.3 \text{ V}, T_{\text{a}} = 25 \text{ °C}$
- all peripherals are held in reset (see the PRSTAT registers in the Reset Control Unit
  of the SCU)
- the peripheral clocks are disabled (see CGATSTAT registers in the Clock Control Unit of the SCU
- no I/O activity
- the given values are a result of differential measurements with asserted and deasserted peripheral reset and enabled clock of the peripheral under test

The tested peripheral is left in the state after the peripheral reset is deasserted, no further initialisation or configuration is done. E.g. no timer is running in the CCUs, no communication active in the USICs, etc.

Table 39 Peripheral Idle Currents

Parameter	Symbol		Values	•	Unit	Note /
		Min.	Тур.	Max.	-	Test Condition
PORTS USB FCE WDT POSIFx <sup>1)</sup>	I <sub>PER</sub> CC	_	≤ 0.3	_	mA	
MultiCAN ERU LEDTSCU0 CCU4x <sup>1)</sup> CCU8x <sup>1)</sup>		_	≤ 1.0	_		
DAC (digital) <sup>2)</sup>		_	1.3	_		
USICx		-	3.0	_		
VADC (digital) <sup>2)</sup>		-	4.5	_		
DMAx		_	6.0	_		

<sup>1)</sup> Enabling the  $f_{\text{CCU}}$  clock for the POSIFx/CCU4x/CCU8x modules adds approximately  $I_{\text{PER}}$  = 1.8 mA, disregarding which and how many of those peripherals are enabled.

The current consumption of the analog components are given in the dedicated Data Sheet sections of the respective peripheral.



# 3.2.11 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 40 Flash Memory Parameters

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Erase Time per 256 Kbyte Sector	$t_{ERP}CC$	_	5	5.5	S	
Erase Time per 64 Kbyte Sector	$t_{ERP}CC$	_	1.2	1.4	S	
Erase Time per 16 Kbyte Logical Sector	$t_{ERP}CC$	_	0.3	0.4	S	
Program time per page <sup>1)</sup>	$t_{PRP}CC$	-	5.5	11	ms	
Erase suspend delay	$t_{FL\_ErSusp}$	_	_	15	ms	
Wait time after margin change	t <sub>FL_Margin</sub>	10	_	_	μS	
Wake-up time	t <sub>WU</sub> CC	-	-	270	μS	
Read access time	t <sub>a</sub> CC	20	_	_	ns	For operation with 1 / $f_{\rm CPU}$ < $t_{\rm a}$ wait states must be configured <sup>2)</sup>
Data Retention Time, Physical Sector <sup>3)4)</sup>	$t_{RET}CC$	20	_	_	years	Max. 1000 erase/program cycles
Data Retention Time, Logical Sector <sup>3)4)</sup>	$t_{RETL}CC$	20	_	_	years	Max. 100 erase/program cycles



Table 40 Flash Memory Parameters

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Data Retention Time, User Configuration Block (UCB) <sup>3)4)</sup>	t <sub>RTU</sub> CC	20	-	-	years	Max. 4 erase/program cycles per UCB
Endurance on 64 Kbyte Physical Sector PS4	N <sub>EPS4</sub> CC	10000	-	-	cycles	BA-marking devices only! Cycling distributed over life time <sup>5)</sup>

In case the Program Verify feature detects weak bits, these bits will be programmed once more. The reprogramming takes an additional time of 5.5 ms.

<sup>2)</sup> The following formula applies to the wait state configuration: FCON.WSPFLASH × (1 /  $f_{CPU}$ )  $\geq t_a$ .

<sup>3)</sup> Storage and inactive time included.

<sup>4)</sup> Values given are valid for an average weighted junction temperature of  $T_J$  = 110°C.

Only valid with robust EEPROM emulation algorithm, equally cycling the logical sectors. For more details see the Reference Manual.



## 3.3 AC Parameters

# 3.3.1 Testing Waveforms




Figure 23 Rise/Fall Time Parameters




Figure 24 Testing Waveform, Output Delay




Figure 25 Testing Waveform, Output High Impedance



# 3.3.2 Power-Up and Supply Monitoring

 $\overline{ extsf{PORST}}$  is always asserted when  $V_{ extsf{DDP}}$  and/or  $V_{ extsf{DDC}}$  violate the respective thresholds.

Note: These parameters are not subject to production test, but verified by design and/or characterization.




Figure 26 PORST Circuit

Table 41 Supply Monitoring Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min. Typ.		Max.			
Digital supply voltage reset threshold	$V_{POR}$ CC	2.79 <sup>1)</sup>	-	3.05 <sup>2)</sup>	V	3)	
Core supply voltage reset threshold	$V_{PV}$ CC	_	_	1.17	V		
$V_{\rm DDP}$ voltage to ensure defined pad states	$V_{DDPPA}$ CC	_	1.0	_	V		
PORST rise time	$t_{PR}$ SR	_	_	2	μS		
Startup time from power-on reset with code execution from Flash	t <sub>SSW</sub> CC	_	2.5	3.5	ms	Time to the first user code instruction	
$V_{ m DDC}$ ramp up time	t <sub>VCR</sub> CC	_	550	_	μs	Ramp up after power-on or after a reset triggered by a violation of $V_{POR}$ or $V_{PV}$	

<sup>1)</sup> Minimum threshold for reset assertion.



- 2) Maximum threshold for reset deassertion.
- 3) The  $V_{\text{DDP}}$  monitoring has a typical hysteresis of  $V_{\text{PORHYS}}$  = 180 mV.




Figure 27 Power-Up Behavior

# 3.3.3 Power Sequencing

While starting up and shutting down as well as when switching power modes of the system it is important to limit the current load steps. A typical cause for such load steps is changing the CPU frequency  $f_{\rm CPU}$ . Load steps exceeding the below defined values may cause a power on reset triggered by the supply monitor.

Note: These parameters are not subject to production test, but verified by design and/or characterization.



Table 42 Power Sequencing Parameters

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Positive Load Step Current	$\Delta I_{PLS}SR$	-	_	50	mA	Load increase on $V_{\text{DDP}}$ $\Delta t \leq 10 \text{ ns}$
Negative Load Step Current	$\Delta I_{NLS}SR$	-	_	150	mA	Load decrease on $V_{\text{DDP}}$ $\Delta t \leq 10 \text{ ns}$
$V_{ m DDC}$ Voltage Over-/ Undershoot from Load Step	$\Delta V_{LS}$ CC	-	_	±100	mV	For maximum positive or negative load step
Positive Load Step Settling Time	$t_{\sf PLSS}$ SR	50	_	-	μS	
Negative Load Step Settling Time	t <sub>NLSS</sub> SR	100	-	-	μS	
External Buffer Capacitor on $V_{\mathrm{DDC}}$	C <sub>EXT</sub> SR	3	4.7	6	μF	In addition $C$ = 100 nF capacitor on each $V_{\rm DDC}$ pin

## **Positive Load Step Examples**

System assumptions:

 $f_{\text{CPU}} = f_{\text{SYS}}$ , target frequency  $f_{\text{CPU}} = 80$  MHz, main PLL  $f_{\text{VCO}} = 480$  MHz, stepping done by K2 divider,  $t_{\text{PLSS}}$  between individual steps:

24 MHz - 48 MHz - 80 MHz (K2 steps 20 - 10 - 6)

24 MHz - 60 MHz - 80 MHz (K2 steps 20 - 8 - 6)



## 3.3.4 Phase Locked Loop (PLL) Characteristics

### Main and USB PLL

Table 43 PLL Parameters

Parameter	Symbol		Value	S	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Accumulated Jitter	$D_{P}CC$	_	-	±5	ns	accumulated over 300 cycles $f_{\rm SYS}$ = 80 MHz
Duty Cycle <sup>1)</sup>	$D_{DC}CC$	46	50	54	%	Low pulse to total period, assuming an ideal input clock source
PLL base frequency	$f_{ m PLLBASE}$ CC	30	_	140	MHz	
VCO input frequency	$f_{REF}CC$	4	_	16	MHz	
VCO frequency range	$f_{VCO}$ CC	260	_	520	MHz	
PLL lock-in time	$t_{L}$ CC	_	_	400	μS	

<sup>1) 50%</sup> for even K2 divider values, 50±(10/K2) for odd K2 divider values.



## 3.3.5 Internal Clock Source Characteristics

### **Fast Internal Clock Source**

Table 44 Fast Internal Clock Parameters

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Nominal frequency	$f_{\sf OFINC}$	-	36.5	_	MHz	not calibrated
	CC	_	24	_	MHz	calibrated
Accuracy	∆f <sub>OFI</sub> CC	-0.5	-	0.5	%	automatic calibration <sup>1)2)</sup>
		-15	-	15	%	factory calibration, $V_{\rm DDP} = 3.3~{\rm V}$
		-25	_	25	%	no calibration, $V_{\rm DDP}$ = 3.3 V
		-7	_	7	%	Variation over voltage range <sup>3)</sup> 3.13 V $\leq V_{\text{DDP}} \leq$ 3.63 V
Start-up time	t <sub>OFIS</sub> CC	-	50	_	μS	

<sup>1)</sup> Error in addition to the accuracy of the reference clock.

<sup>2)</sup> Automatic calibration compensates variations of the temperature and in the  $V_{\rm DDP}$  supply voltage.

<sup>3)</sup> Deviations from the nominal  $V_{\rm DDP}$  voltage induce an additional error to the uncalibrated and/or factory calibrated oscillator frequency.



## **Slow Internal Clock Source**

Table 45 Slow Internal Clock Parameters

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Nominal frequency	$f_{OSI}CC$	-	32.768	_	kHz	
Accuracy	Af <sub>osi</sub> CC	-4	_	4	%	$V_{\mathrm{BAT}}$ = const. 0 °C $\leq T_{\mathrm{A}} \leq$ 85 °C
		-5	_	5	%	$V_{\rm BAT}$ = const. $T_{\rm A}$ < 0 °C or $T_{\rm A}$ > 85 °C
		-5	-	5	%	$2.4 \text{ V} \leq V_{\text{BAT}},$ $T_{\text{A}} = 25  ^{\circ}\text{C}$
		-10	_	10	%	1.95 V $\leq$ $V_{\rm BAT} <$ 2.4 V, $T_{\rm A} =$ 25 °C
Start-up time	t <sub>OSIS</sub> CC	_	50	_	μS	



## 3.3.6 JTAG Interface Timing

The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply.

Table 46 JTAG Interface Timing Parameters

Parameter	Symbol			Values		Unit	Note /
			Min.	Тур.	Max.	1	Test Condition
TCK clock period	<i>t</i> <sub>1</sub>	SR	30	_	_	ns	For C <sub>L</sub> = 20 pF on TDO
TCK clock period	<i>t</i> <sub>1</sub>	SR	40	_	_	ns	For $C_L = 50 \text{ pF}$ on TDO
TCK high time	$t_2$	SR	10	_	_	ns	
TCK low time	$t_3$	SR	10	_	_	ns	
TCK clock rise time	$t_4$	SR	_	_	4	ns	
TCK clock fall time	$t_5$	SR	_	_	4	ns	
TDI/TMS setup to TCK rising edge	<i>t</i> <sub>6</sub>	SR	6	_	_	ns	
TDI/TMS hold after TCK rising edge	<i>t</i> <sub>7</sub>	SR	6	_	_	ns	
TDO valid after TCK falling	$t_8$	CC	_	_	17	ns	C <sub>L</sub> = 50 pF
edge <sup>1)</sup> (propagation delay)			3	_	_	ns	C <sub>L</sub> = 20 pF
TDO hold after TCK falling edge <sup>1)</sup>	t <sub>18</sub>	CC	2	-	-	ns	
TDO high imped. to valid from TCK falling edge <sup>1)2)</sup>	t <sub>9</sub>	CC	_	-	14	ns	C <sub>L</sub> = 50 pF
TDO valid to high imped. from TCK falling edge <sup>1)</sup>	<i>t</i> <sub>10</sub>	CC	-	-	13.5	ns	C <sub>L</sub> = 50 pF

<sup>1)</sup> The falling edge on TCK is used to generate the TDO timing.

<sup>2)</sup> The setup time for TDO is given implicitly by the TCK cycle time.






Figure 28 Test Clock Timing (TCK)




Figure 29 JTAG Timing



## 3.3.7 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply.

 Table 47
 SWD Interface Timing Parameters (Operating Conditions apply)

• • • • • • • • • • • • • • • • • • • •							
Parameter	Syr	nbol		Value	S	Unit	Note /
			Min.	Тур.	Max.		Test Condition
SWDCLK clock period	$t_{SC}$	SR	25	_	_	ns	C <sub>L</sub> = 30 pF
			40	_	_	ns	C <sub>L</sub> = 50 pF
SWDCLK high time	$t_1$	SR	10	-	500000	ns	
SWDCLK low time	$t_2$	SR	10	_	500000	ns	
SWDIO input setup to SWDCLK rising edge	<i>t</i> <sub>3</sub>	SR	6	-	_	ns	
SWDIO input hold after SWDCLK rising edge	$t_4$	SR	6	-	_	ns	
SWDIO output valid time	$t_5$	CC	_	_	17	ns	C <sub>L</sub> = 50 pF
after SWDCLK rising edge			_	_	13	ns	C <sub>L</sub> = 30 pF
SWDIO output hold time from SWDCLK rising edge	$t_6$	CC	3	-	_	ns	




Figure 30 SWD Timing



## 3.3.8 Peripheral Timing

Note: These parameters are not subject to production test, but verified by design and/or

characterization.

Note: Operating conditions apply.

## 3.3.8.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 48 USIC SSC Master Mode Timing

Parameter	Symbo	ol	Value	S	Unit	Note /
		Min.	Тур.	Max.		Test Condition
SCLKOUT master clock period	t <sub>CLK</sub> CC	40	-	_	ns	
Slave select output SELO active to first SCLKOUT transmit edge	<i>t</i> <sub>1</sub> CO	$t_{\text{SYS}}$ - 6.5 <sup>1)</sup>	-	_	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	<i>t</i> <sub>2</sub> CO	t <sub>SYS</sub> - 8.5 <sup>1)</sup>	-	_	ns	
Data output DOUT[3:0] valid time	<i>t</i> <sub>3</sub> C0	-6	-	8	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t <sub>4</sub> SF	23	-	-	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t <sub>5</sub> SF	1	-	-	ns	

<sup>1)</sup>  $t_{SYS} = 1 / f_{PB}$ 



Table 49 USIC SSC Slave Mode Timing

Parameter	Symbol			Values	5	Unit	Note /
			Min.	Тур.	Max.		Test Condition
DX1 slave clock period	$t_{CLK}$	SR	66.6	-	_	ns	
Select input DX2 setup to first clock input DX1 transmit edge <sup>1)</sup>	t <sub>10</sub>	SR	3	_	-	ns	
Select input DX2 hold after last clock input DX1 receive edge <sup>1)</sup>	t <sub>11</sub>	SR	4	_	-	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge <sup>1)</sup>	t <sub>12</sub>	SR	6	_	-	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge <sup>1)</sup>	t <sub>13</sub>	SR	4	_	_	ns	
Data output DOUT[3:0] valid time	t <sub>14</sub>	СС	0	_	24	ns	

<sup>1)</sup> These input timing are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).






Figure 31 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.



## 3.3.8.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: Operating Conditions apply.

Table 50 USIC IIC Standard Mode Timing<sup>1)</sup>

Parameter	Symbol		Value	S	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	-	-	1000	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	250	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximalely 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



Table 51 USIC IIC Fast Mode Timing<sup>1)</sup>

Parameter	Symbol		Values	3	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	100	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

<sup>1)</sup> Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

<sup>2)</sup> C<sub>b</sub> refers to the total capacitance of one bus line in pF.






Figure 32 USIC IIC Stand and Fast Mode Timing

# 3.3.8.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

Note: Operating Conditions apply.

Table 52 USIC IIS Master Transmitter Timing

Parameter	Symbol		Values	3	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Clock period	t <sub>1</sub> CC	33.3	_	_	ns	
Clock high time	t <sub>2</sub> CC	0.35 x	_	_	ns	
		$t_{1min}$				
Clock low time	t <sub>3</sub> CC	0.35 x	_	_	ns	
		$t_{1min}$				
Hold time	t <sub>4</sub> CC	0	-	_	ns	
Clock rise time	t <sub>5</sub> CC	_	_	0.15 x	ns	
				$t_{1min}$		






Figure 33 USIC IIS Master Transmitter Timing

Table 53 USIC IIS Slave Receiver Timing

Parameter	Symbol		Values	S	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Clock period	t <sub>6</sub> SR	66.6	_	_	ns	
Clock high time	t <sub>7</sub> SR	0.35 x t <sub>6min</sub>	_	_	ns	
Clock low time	t <sub>8</sub> SR	0.35 x t <sub>6min</sub>	_	_	ns	
Set-up time	t <sub>9</sub> SR	0.2 x t <sub>6min</sub>	_	_	ns	
Hold time	t <sub>10</sub> SR	0	_	_	ns	




Figure 34 USIC IIS Slave Receiver Timing



## 3.3.9 USB Interface Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

 Table 54
 USB Timing Parameters (operating conditions apply)

Parameter Symbol		Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Rise time	t <sub>R</sub> CC	4	-	20	ns	C <sub>L</sub> = 50 pF
Fall time	t <sub>F</sub> CC	4	-	20	ns	$C_L = 50 \text{ pF}$
Rise/Fall time matching	$t_{\rm R}/t_{\rm F}$ CC	90	-	111.11	%	C <sub>L</sub> = 50 pF
Crossover voltage	V <sub>CRS</sub> CC	1.3	_	2.0	V	C <sub>L</sub> = 50 pF




Figure 35 USB Signal Timing



# 4 Package and Reliability

The XMC4[12]00 is a member of the XMC4000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the Exposed Die Pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

## 4.1 Package Parameters

**Table 55** provides the thermal characteristics of the packages used in XMC4[12]00. The availability of different packages for different markings is listed in **Table 2**.

Table 55 Thermal Characteristics of the Packages

Parameter	Symbol	Limit Values		Unit	Package Types
		Min.	Max.		
Exposed Die Pad Dimensions	$Ex \times Ey$	-	$5.8 \times 5.8$	mm	PG-LQFP-64-19
	CC	-	5.7 × 5.7	mm	PG-TQFP-64-19
		-	$5.2 \times 5.2$	mm	PG-VQFN-48-53
		-	$5.2 \times 5.2$	mm	PG-VQFN-48-71
Thermal resistance Junction-Ambient	$R_{\Theta \sf JA}$	-	30	K/W	PG-LQFP-64-19 <sup>1)</sup>
	CC	-	23.4	K/W	PG-TQFP-64-19 <sup>1)</sup>
		-	34.8	K/W	PG-VQFN-48-53 <sup>1)</sup> PG-VQFN-48-71 <sup>1)</sup>


<sup>1)</sup> Device mounted on a 4-layer JEDEC board (JESD 51-7) with thermal vias; exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground  $V_{\rm SS}$ , independent of EMC and thermal requirements.

#### 4.1.1 Thermal Considerations

When operating the XMC4[12]00 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance  $R_{\Theta JA}$ " quantifies these parameters. The





power dissipation must be limited so that the average junction temperature does not exceed 150 °C.

The difference between junction temperature and ambient temperature is determined by  $\Delta T = (P_{INT} + P_{IOSTAT} + P_{IODYN}) \times R_{\Theta,IA}$ 

The internal power consumption is defined as

 $P_{\text{INT}} = V_{\text{DDP}} \times I_{\text{DDP}}$  (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as  $P_{\text{IOSTAT}} = \Sigma((V_{\text{DDP}} - V_{\text{OH}}) \times I_{\text{OH}}) + \Sigma(V_{\text{OL}} \times I_{\text{OL}})$ 

The dynamic external power consumption caused by the output drivers ( $P_{\mathsf{IODYN}}$ ) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce  $V_{\rm DDP}$ , if possible in the system
- · Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers



## 4.2 Package Outlines

The availability of different packages for different devices types is listed in **Table 1**, specific packages for different device markings are listed in **Table 2**.

The exposed die pad dimensions are listed in Table 55.

Table 56 Differences PG-LQFP-64-19 to PG-TQFP-64-19

Change	PG-LQFP-64-19	PG-TQFP-64-19		
Thermal Resistance Junction Ambient ( $R_{\Theta JA}$ )	30 K/W	23.4 K/W		
Package thickness	1.4 <sup>±0.05</sup> mm	1.0 <sup>±0.05</sup> mm		
	1.6 mm MAX	1.2 mm MAX		
Exposed Die Pad size	5.8 mm × 5.8 mm	5.7 mm × 5.7 mm		




Figure 36 PG-LQFP-64-19 (Plastic Green Low Profile Quad Flat Package)







Figure 37 PG-TQFP-64-19 (Plastic Green Thin Profile Quad Flat Package)

Table 57 Differences PG-VQFN-48-53 to PG-VQFN-48-71


Change	PG-VQFN-48-53	PG-VQFN-48-71
Package corner	chamfered	right-angled
Lead width	0.23 <sup>±0.05</sup> mm	0.25 <sup>(+0.05, -0.07)</sup> mm
Lead height	0.4 <sup>±0.07</sup> mm	0.4 <sup>±0.05</sup> mm

Data Sheet 90 V1.4, 2018-09





**Figure 38 PG-VQFN-48-53** (Plastic Green Very Thin Profile Flat Non Leaded Package)



**Figure 39 PG-VQFN-48-71** (Plastic Green Very Thin Profile Flat Non Leaded Package)

All dimensions in mm.

You can find complete information about Infineon packages, packing and marking in our Infineon Internet Page "Packages": http://www.infineon.com/packages



## **Quality Declarations**

# 5 Quality Declarations

The qualification of the XMC4[12]00 is executed according to the JEDEC standard JESD47H.

Note: For automotive applications refer to the Infineon automotive microcontrollers.

**Table 58** Quality Parameters

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.	1	Test Condition
Operation lifetime	t <sub>OP</sub> CC	20	-	-	а	$T_{\rm J} \le$ 109°C, device permanent on
ESD susceptibility according to Human Body Model (HBM)	$V_{HBM}$ SR	_	-	2 000	V	EIA/JESD22- A114-B
ESD susceptibility according to Charged Device Model (CDM)	$V_{CDM}$ SR	_	_	500	V	Conforming to JESD22-C101-C
Moisture sensitivity level	MSL CC	_	_	3	_	JEDEC J-STD-020D
Soldering temperature	$T_{SDR}$ SR	_	_	260	°C	Profile according to JEDEC J-STD-020D

Subject to Agreement on the Use of Product Information

www.infineon.com

Published by Infineon Technologies AG