

# W806 MCU Chip Specification

v2.0

Beijing Winner Microelectronics Co., Ltd. (Winner Micro)

Address: Floor 18, Yindu Building, No. 67, Fucheng Road, Haidian District, Beijing

Tel: +86-10-62161900

Website: www.winnermicro.com



# Document modification record

| Version revis | ion time         | revision history              | author   | review      |
|---------------|------------------|-------------------------------|----------|-------------|
| V1.0          | 2021/2/25 Create | document                      | Ray      |             |
| v2.0          | 2021/7/14 Add Wa | keup PIN, Update PIN location | Ray      |             |
|               |                  |                               |          |             |
|               |                  |                               | \( \)    |             |
|               |                  |                               |          | <b>&gt;</b> |
|               |                  |                               |          | *           |
|               |                  |                               | <b>Y</b> |             |





#### Table of content

| Documentatio  | n Modification History             | 5  |
|---------------|------------------------------------|----|
| 1 Overview    |                                    | 4  |
| 2 features    |                                    | 4  |
| 3 chip struct | ure                                | 6  |
| 4 Functional  | description                        | 6  |
| 4.1           | SDIO HOST controller               | 6  |
| 4.2           | SDIO Device Controller             | 7  |
| 4.3 High-S    | Speed SPI Device Controller        | 7  |
| 4.4           | DMA controller                     | 8  |
| 4.5           | Clock and Reset                    | 8  |
| 4.6           | memory manager                     | 8  |
| 4.7           | FLASH controller                   | 8  |
| 4.8           | RSA encryption module              | 9  |
| 4.9           | Generic hardware encryption module | 9  |
| 4.10          | I 2C Controller                    | 9  |
| 4.11 Mast     | er/Slave SPI Controller            | 9  |
| 4.12          | UART controller                    | 10 |
| 4.13          | GPIO controller.                   |    |





| 4.14 Time     | er                          |   |
|---------------|-----------------------------|---|
| 4.15          | Watchdog Controller         |   |
| 4.16 PW       | <b>M</b> controller11       |   |
| 4.17          | I <sup>2</sup> S Controller |   |
| 4.18          | 7816/UART Controller 11     | ) |
| 4.19          | PSRAM Interface Controller  |   |
| 4.20          | ADC13                       |   |
| 4.21          | Touch Button Controller     |   |
| 5 pin definit | tion14                      |   |
| 6 Electrical  | characteristics 17          |   |
| 6.1 Limit     | parameters                  | 1 |
| 7 Packaging   | g information               |   |



#### 1 Overview

The W806 chip is a secure IoT MCU chip. The chip integrates 32-bit CPU processor, built-in UART, GPIO, SPI, SDIO,

I 2C, I 2S, PSRAM, 7816, ADC, LCD, TouchSensor and other digital interfaces; support TEE security engine, support a variety of hardware

Decryption algorithm, built-in DSP, floating-point unit and security engine, support code security permission setting, built-in 1MB Flash memory, support

Multiple security measures such as firmware encrypted storage, firmware signature, security debugging, and security upgrade ensure product security features. Suitable for small household appliances, smart

Smart home, smart toys, industrial control, medical monitoring and other extensive IoT fields.

#### 2 features

- ÿ Chip Appearance
  - ÿ QFN56 package, 6mm x 6mm
- ÿ MCU Features
  - ÿ Integrated 32-bit XT804 processor, operating frequency 240MHz, built-in DSP, floating point unit and security engine
  - ÿ Built-in 1MB Flash, 288KB RAM
  - ÿ Integrated PSRAM interface, supports up to 64MB external PSRAM memory
  - ÿ Integrated 6-way UART high-speed interface
  - ÿ Integrated 4 channels of 16-bit ADC, the highest sampling rate is 1KHz
  - $\ddot{y}$  Integrates a high-speed SPI interface (slave interface), supporting up to 50MHz
  - ÿ Integrates a master/slave SPI interface
  - ÿ Integrate 1 SDIO\_HOST interface, support SDIO2.0, SDHC, MMC4.2
  - $\ddot{y} \ \text{Integrate 1 SDIO\_DEVICE, support SDIO2.0, the highest throughput rate is 200Mbps} \\$
  - ÿ Integrated 1 I 2C controller

# MCU chip—W806







# 3 chip structure




Figure 3-1 W806 chip block diagram

#### 4 Functional description

# 4.1 SDIO HOST controller

The SDIO HOST device controller provides a digital interface capable of accessing Secure Digital Input Output (SDIO) and MMC cards. were able

Access SDIO devices and SD card devices compatible with SDIO 2.0 protocol. The main interfaces are CK, CMD and 4 data lines.

- ÿ Compatible with SD Card Specification 1.0/1.1/2.0(SDHC)
- ÿ Compatible with SDIO Memory Card Specification 1.1.0
- ÿ Compatible with MMC specification 2.0~4.2





ÿ Compatible with general SPI protocol

50Mbpsÿ







#### 4.8 RSA encryption module

RSA operation hardware coprocessor, providing Montgomery (FIOS algorithm) modular multiplication operation function. Cooperate with RSA software library to realize RSA algorithm.

Supports 128-bit to 2048-bit modular multiplication.

#### 4.9 General hardware encryption module

The encryption module automatically completes the encryption of the source address space data of the specified length, and automatically writes the encrypted data back to the specified destination address space after completion

Support SHA1/MD5/RC4/DES/3DES/AES/CRC/TRNG.

- ÿ Support SHA1/MD5/RC4/DES/3DES/AES/CRC/TRNG encryption algorithm
- ÿ DES/3DES supports both ECB and CBC modes
- ÿ AES supports three modes: ECB, CBC and CTR
- $\ddot{y}$  CRC supports CRC8, CRC16\_MODBUS, CRC16\_CCITT and CRC32 four modes
- $\ddot{\text{y}}$  CRC supports input/output reverse
- ÿ SHA1/MD5/CRC supports continuous multi-packet encryption
- $\ddot{y} \ \ \text{Built-in true random number generator, also supports seed seed to generate pseudo-random numbers}$

# 4.10 I2C Controller

APB bus protocol standard interface, only supports the main device controller, I<sup>2</sup>C working frequency support can be configured, 100K-400K.

# 4.11 Master/Slave SPI Controller

Supports synchronous SPI master-slave functionality. Its working clock is the internal bus clock of the system. Its characteristics are as follows:

- ÿ 8-word-deep FIFOs for transmit and receive paths
- ÿ master supports 4 formats of Motorola SPI (CPOL, CPHA), TI timing, macrowire timing
- $\ddot{\text{y}} \text{ slave supports 4 formats of Motorola SPI (CPOL, CPHA);} \\$





ÿ Support full duplex and half duplex

- ÿ The slave device supports transmission modes of various byte lengths
- ÿ The maximum clock frequency of SPI\_Clk input from the device is 1/6 of the system clock

# 4.12 UART Controller

- $\ddot{\text{y}}$  The device side conforms to the APB bus interface protocol
- ÿ Support interrupt or polling mode
- ÿ Support DMA transfer mode, each send and receive has 32-byte FIFO
- ÿ Programmable baud rate
- ÿ 5-8bit data length, and parity polarity can be configured
- ÿ 1 or 2 stop bits configurable
- ÿ Support RTS/CTS flow control
- ÿ Support Break frame sending and receiving
- ÿ Overrun, parity error, frame error, rx break frame interrupt instruction
- ÿ Maximum 16-burst byte DMA operation

# 4.13 GPIO Controller

Configurable GPIO, software-controlled input and output, hardware-controlled input and output, configurable interrupt mode.

The GPIOA and GPIOB registers have different starting addresses, but the functions are the same.

# 4.14 Timers

Microsecond and millisecond timing (the number of counts is configured according to the clock frequency), and six configurable 32-bit counters are realized. When the counting configured by the corresponding calculator is completed

When successful, a corresponding interrupt is generated



# 4.15 Watchdog Controller

Support "watchdog" function. Observe the correctness of software behavior and allow a global reset after a system crash. "Watchdog" generates a periodic

The system software must respond to the interrupt and clear the interrupt flag; if the interrupt flag has not been cleared for a long time due to system crash, then

Generate a hard reset to perform a global reset of the system.

# 4.16 PWM Controller

- ÿ 5-channel PWM signal generation function
- ÿ 2-channel input signal capture function (PWM0 and PWM4 two channels)
- ÿ Frequency range: 3Hz~160KHz
- ÿ Maximum accuracy of duty cycle: 1/256, counter width for inserting dead zone: 8bit

#### 4.17 I2S Controller

- ÿ Support AMBA APB bus interface, 32bit single read and write operations
- ÿ Support master and slave mode, can work duplex
- ÿ Support 8/16/24/32 bit width, the highest sampling frequency is 128KHz
- ÿ Support mono and stereo mode
- ÿ Compatible with I2S and MSB justified data format, compatible with PCM A/B format
- ÿ Support DMA request read and write operations. Only word-by-word operations are supported

# 4.18 7816/UART Controller

- $\ddot{\text{y}}$  The device side conforms to the APB bus interface protocol
- ÿ Support interrupt or polling mode
- $\ddot{\text{y}}$  Support DMA transfer mode, each send and receive has 32-byte FIFO
- $\ddot{\text{y}}$  DMA can only operate by byte, the maximum 16-burst byte DMA operation

ÿ Support BURST INC mode access



| Compatible with UART and 7816 interface functions:   |
|--|
| Serial function:   |
| ÿ Programmable baud rate   |
| ÿ 5-8bit data length, and parity polarity can be configured  |
| ÿ 1 or 2 stop bits configurable  |
| ÿ Support RTS/CTS flow control   |
| ÿ Support Break frame sending and receiving  |
| ÿ Overrun, parity error, frame error, rx break frame interrupt instruction   |
| 7816 interface function:   |
| ÿ Compatible with ISO-7816-3 T=0.T=1 mode  |
| ÿ Compatible with EVM2000 protocol   |
| ÿ Configurable guard time (11 ETU-267 ETU)   |
| ÿ Forward/reverse convention software configurable   |
| ÿ Support sending/receiving parity check and retransmission function   |
| ÿ Support 0.5 and 1.5 stop bit configuration   |
| 4.19 PSRAM Interface Controller  |
|  |
| W806 has a PSRAM controller with built-in SPI/QSPI interface, supports external PSRAM device access, and provides PSRAM read, write and erase in bus mode. |
| operate. The highest read and write speed is 80MHz.  |
| ÿ Supports read and write access to external PSRAM   |
| ÿ Configurable as SPI and QSPI   |
| ÿ SPI/QSPI clock frequency can be configured   |



ÿ Support PSRAM semi-sleep mode

# 4.20 ADC

The acquisition module based on Sigma-Delta ADC completes the acquisition of up to 4 channels of analog signals, and the sampling rate is controlled by an external input clock.

It can collect the input voltage and also collect the chip temperature, and supports input calibration and temperature compensation calibration.

# 4.21 Touch key controller The basic functions of the module are as follows: y Support up to 15 channels of Touch Sensor scanning y Record the scanning results of each Touch Sensor y Report scan results through interrupts



# 5 Pin definition






Table 6-1 Pin assignment definition (QFN56)

| No. Name | Type Pin Function   | After Reset         |                                   | multiplexing function                         | Pull-up and pull-down ability |
|----------|---------------------|---------------------|-----------------------------------|---|-------------------------------|
| 1        | PB_18               | I/O GPIC            | , input, high impedance UART5_T   | VLCD_SEG30                                    | UP/DOWN                       |
| 2        | PB_26               | I/O GPIC            | , input, high impedance LSPI_MOS  | si/PWM4/LCD_SEG1                              | UP/DOWN                       |
| 3        | PB_25               | I/O GPIC            | , input, high impedance LSPI_MIS  | D/PWM3/LCD_COM0                               | UP/DOWN                       |
| 4        | PB_24               | I/O GPIC            | , input, high impedance LSPI_CK/I | PWM2/LCD_SEG2                                 | UP/DOWN                       |
| 5        | PB_22               | I/O GPIC            | , input, high impedance UART0_C   | TS/PCM_CK/LCD_COM2                            | UP/DOWN                       |
| 6        | PB_21               | I/O GPIC            | , input, high impedance UART0_R   | TS/PCM_SYNC/LCD_COM1                          | UP/DOWN                       |
| 7        | PB_20               | I/O UAR             | r_rx                              | UART0_RX/PWM1/UART1_CTS/I2C_SCL               | UP/DOWN                       |
| 8        | PB_19               | I/O UAR             | r_tx                              | UART0_TX/PWM0/UART1_RTS/I2C_SDA               | UP/DOWN                       |
| 9 WAK    | EUP I WAKEUP W      | ake up functi       | on                                |   | DOWN                          |
| 10       | RESET               | IRESE               | T Reset                           |   | UP                            |
| 11 XTAL  | _OUT O External o   | crystal oscilla     | ator output                       |   |                               |
| 12 XTAL  | _IN I External crys | tal oscillator      | input                             |   |                               |
| 13       | VDD33               | P chip              | power supply, 3.3V                |   |                               |
| 14       | NC                  |                     |                                   | ~ ×   |                               |
| 15       | VDD33               | P chip              | power supply, 3.3V                |   |                               |
| 16       | VDD33               | P chip              | power supply, 3.3V                |   |                               |
| 17       | VDD33               | P chip <sub> </sub> | power supply, 3.3V                | <b>&gt;</b> . <b>Y</b>                        |                               |
| 18 BOO   | TMODE I/O BOOT      | MODE                |                                   | I2S_MCLK/LSPI_CS/PWM2/I2S_DO                  | UP/DOWN                       |
| 19       | PA_1                | I/O JTAG            | s_CK                              | JTAG_CK/I2C_SCL/PWM3/I2S_LRCK/ADC_1           | UP/DOWN                       |
| 20       | PA_2                | I/O GPIC            | , input, high impedance UART1_R   | TS/UART2_TX/PWM0/UART3_RTS/ADC_4              | UP/DOWN                       |
| 21       | PA_3                | I/O GPIC            | , input, high impedance UART1_C   | TS/UART2_RX/PWM1/UART3_CTS/ADC_3              | UP/DOWN                       |
| 22       | PA_4                | I/O JTAG            | s_swo                             | JTAG_SWO/I2C_SDA/PWM4/I2S_BCK/ADC_2           | UP/DOWN                       |
| 23       | PA_5                | I/O GPIC            | , input, high impedance UART3_T   | X/UART2_RTS/PWM_BREAK/UART4_RTS               | UP/DOWN                       |
| 24       | PA_6                | I/O GPIC            | , input, high impedance UART3_R   | X/UART2_CTS/NULL/UART4_CTS/LCD_SEG31          | UP/DOWN                       |
| 25       | PA_7                | I/O GPIC            | , input, high impedance PWM4/LS   | PI_MOSI/I2S_MCK/I2S_DI/LCD_SEG3/Touch_1       | UP/DOWN                       |
| 26       | PA_8                | I/O GPIC            | , input, high impedance PWM_BRI   | EAK/UART4_TX/UART5_TX/I2S_BCLK/LCD_SEG4       | UP/DOWN                       |
| 27       | PA_9                | I/O GPIC            | , input, high impedance MMC_CLk   | /UART4_RX/UART5_RX/I2S_LRCLK/LCD_SEG5/TOUCH_2 | UP/DOWN                       |
| 28       | PA_10               | I/O GPIC            | , input, high impedance MMC_CM    | D/UART4_RTS/PWM0/I2S_DO/LCD_SEG6/TOUCH_3      | UP/DOWN                       |
| 29       | VDD33               | P chip              | power supply, 3.3V                |   |                               |
| 30       | PA_11               | I/O GPIC            | , input, high impedance MMC_DA    | O/UART4_CTS/PWM1/I2S_DI/LCD_SEG7              | UP/DOWN                       |
| 31       | PA_12               | I/O GPIC            | , input, high impedance MMC_DA    | 1/UART5_TX/PWM2/LCD_SEG8/TOUCH_14             | UP/DOWN                       |
| 32       | PA_13               | I/O GPIC            | , input, high impedance MMC_DA    | 2/UART5_RX/PWM3/LCD_SEG9                      | UP/DOWN                       |





|    |       |  | 41      |
|----|-------|--|---------|
| 33 | PA_14 | I/O GPIC, input, high impedance MMC_DAT3/UART5_CTS/PWM4/LCD_SEG10/TOUCH_15                 | UP/DOWN |
| 34 | PA_15 | I/O GPIO, input, high impedance PSRAM_CK/UART5_RTS/PWM_BREAK/LCD_SEG11                     | UP/DOWN |
| 35 | PB_0  | I/O GPIO, input, high impedance PWM0/LSPI_MISO/UART3_TX/PSRAM_CK/LCD_SEG12/Touch_4         | UP/DOWN |
| 36 | PB_1  | I/O GPIO, input, high impedance PWM1/LSPI_CK/UART3_RX/PSRAM_CS/LCD_SEG13/Touch_5           | UP/DOWN |
| 37 | PB_2  | I/O GPIO, input, high impedance PWM2/LSPI_CK/UART2_TX/PSRAM_D0/LCD_SEG14/Touch_6           | UP/DOWN |
| 38 | PB_3  | I/O GPIO, input, high impedance PWM3/LSPI_MISO/UART2_RX/PSRAM_D1/LCD_SEG15/Touch_7         | UP/DOWN |
| 39 | PB_27 | I/O GPIC, input, high impedance PSRAM_C\$/UART0_TX/LCD_COM3                                | UP/DOWN |
| 40 | PB_4  | I/O GPIO, input, high impedance LSPI_CS/UART2_RTS/UART4_TX/PSRAM_D2/LCD_SEG16/Touch_8      | UP/DOWN |
| 41 | PB_5  | I/O GPIO, input, high impedance  LSPI_MOSI/UART2_CTS/UART4_RX/PSARM_D3/LCD_SEG17/Touch_  9 | UP/DOWN |
| 42 | VDD33 | P chip power supply, 3.3V  |         |
| 43 | CAP   | l External capacitor, 1μF  |         |
| 44 | PB_6  | I/O GPIC, input, high impedance UART1_TX/MMC_CLK/HSPI_CK/SDIO_CK/LCD_SEG18/Touch_10        | UP/DOWN |
| 45 | PB_7  | I/O GPIC, input, high impedance UART1_RX/MMC_CMD/HSPI_INT/SDIO_CMD/LCD_SEG19/Touch_11      | UP/DOWN |
| 46 | PB_8  | I/O GPIC, input, high impedance I2S_BCK/MMC_D0/PWM_BREAK/SDIO_D0/LCD_SEG20/Touch_12        | UP/DOWN |
| 47 | PB_9  | I/O GPIC, input, high impedance I2S_LRCK/MMC_D1/HSPI_CS/SDIO_D1/LCD_SEG21/Touch_13         | UP/DOWN |
| 48 | PB_12 | I/O GPIO, input, high impedance HSPI_CK/PWM0/UART5_CTS/I2S_BCLK/LCD_SEG24                  | UP/DOWN |
| 49 | PB_13 | I/O GPIO, input, high impedance HSPI_INT/PWM1/UART5_RTS/I2S_LRCLK/LCD_SEG25                | UP/DOWN |
| 50 | PB_14 | I/O GPIO, input, high impedance HSPI_CS/PWM2/LSPI_CS/I2S_DO/LCD_SEG26                      | UP/DOWN |
| 51 | PB_15 | I/O GPIO, input, high impedance HSPI_DI/PWM3/LSPI_CK/I2S_DI/LCD_SEG27                      | UP/DOWN |
| 52 | PB_10 | I/O GPIC, input, high impedance I2S_DI/MMC_D2/HSPI_DI/SDIO_D2/LCD_SEG22                    | UP/DOWN |
| 53 | VDD33 | P chip power supply, 3.3V  |         |
| 54 | PB_11 | I/O GPIO, input, high impedance I2S_DO/MMC_D3/HSPI_DO/SDIO_D3/LCD_SEG23                    | UP/DOWN |
| 55 | PB_16 | I/O GPIO, input, high impedance HSPI_DO/PWM4/LSPI_MISO/UART1_RX/LCD_SEG28                  | UP/DOWN |
| 56 | PB_17 | I/O GPIC, input, high impedance UART5_RX/PWM_BREAK/LSPI_MOSI/I2S_MCLK/LCD_SEG29            | UP/DOWN |

Note: 1. I = Input, O = Output, P = Power



#### 6 Electrical Characteristics


# 6.1 Limit parameters

Table 7-1 Limit parameters

| parameter                     | name | minimum value | typical value | maximum value | unit |
|-------------------------------|------|---------------|---------------|---------------|------|
| supply voltage                | VDD  | 3.0           | 3.3           | 3.6           | IN   |
| Input Logic Level Low         | WILL | -0.3          |               | 0.8           | IN   |
| Input logic level high        | HIV  | 2.0           |               | VDD+0.3       | IN   |
| Input Pin Capacitance         | cpad |               |               | 2             | pF   |
| output logic level low        | VOL  |               |               | 0.4           | IN   |
| output logic level high       | VOH  | 2.4           |               |               | IN   |
| Output maximum drive capacity | IMAX | 5             |               | 24            | mA   |
| storage temperature range     | TSTR | -40ÿ          |               | +125ÿ         | ÿ    |
| range of working temperature  | TOPR | -40ÿ          |               | +85ÿ          | ÿ    |



#### 7 Package Information






SIDE VIEW

Figure 8-1 W806 package parameters

Table 8-1 W806 Package Parameters





| С                | 0.18           | 0.20 | 0.25 |  |
|------------------|----------------|------|------|--|
| D                | 5.90           | 6.00 | 6.10 |  |
| D2               | 4.60           | 4.70 | 4.80 |  |
| and              | 0.35BSC        |      |      |  |
| Yes              | 4.55BSC        |      |      |  |
| Nd               | 4.55BSC        |      |      |  |
| AND              | 5.90 6.00 6.10 |      |      |  |
| E2               | 4.60           | 4.70 | 4.70 |  |
| L                | 0.35           | 0.40 | 0.45 |  |
| h                | 0.30           | 0.35 | 0.40 |  |
| L/F carrier size | 193x193        |      |      |  |