

# XMC1200 AB-Step

Microcontroller Series for Industrial Applications

XMC1000 Family

ARM® Cortex®-M0 32-bit processor core

Data Sheet V1.8 2016-09

Microcontrollers

Edition 2016-09
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2016 Infineon Technologies AG
All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (<a href="https://www.infineon.com">www.infineon.com</a>).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



# XMC1200 AB-Step

Microcontroller Series for Industrial Applications

XMC1000 Family

ARM® Cortex®-M0 32-bit processor core

Data Sheet V1.8 2016-09

Microcontrollers



#### XMC1200 Data Sheet

#### Revision History: V1.8 2016-09

Previous Version: V1.7 2016-09				
Page	Subjects			
Page 32, Page 33	In Absolute Maximum Ratings renamed parameter $V_{\rm CM}$ to $V_{\rm INP2}$ , as the limitation is related to most P2 pins, also if no ACMP is available. Clarified limit to pins P2.[1,2,6:9,11] in Overload specification.			

#### **Trademarks**

C166<sup>™</sup>, TriCore<sup>™</sup>, XMC<sup>™</sup> and DAVE<sup>™</sup> are trademarks of Infineon Technologies AG. ARM<sup>®</sup>, ARM Powered<sup>®</sup> and AMBA<sup>®</sup> are registered trademarks of ARM, Limited.

Cortex $^{\text{TM}}$ , CoreSight $^{\text{TM}}$ , ETM $^{\text{TM}}$ , Embedded Trace Macrocell $^{\text{TM}}$  and Embedded Trace Buffer $^{\text{TM}}$  are trademarks of ARM, Limited.


#### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Data Sheet V1.8, 2016-09





#### **Table of Contents**

# **Table of Contents**

<b>1</b> 1.1 1.2 1.3 1.4	Summary of Features8Ordering Information10Device Types10Device Type Features11Chip Identification Number12
<b>2</b> 2.1 2.2 2.2.1 2.2.2 2.2.3	General Device Information14Logic Symbols14Pin Configuration and Definition16Package Pin Summary20Port I/O Functions24Hardware Controlled I/O Function Description25
3 3.1 3.1.1 3.1.2 3.1.3 3.1.4 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 3.3 3.3.1 3.3.2 3.3.3 3.3.1 3.3.2 3.3.3 3.3.1 3.3.2 3.3.3 3.3.1 3.3.2 3.3.3 3.3.6 3.6	Electrical Parameter         31           General Parameters         31           Parameter Interpretation         31           Absolute Maximum Ratings         32           Pin Reliability in Overload         33           Operating Conditions         35           DC Parameters         36           Input/Output Characteristics         36           Analog to Digital Converters (ADC)         40           Out of Range Comparator (ORC) Characteristics         44           Analog Comparator Characteristics         46           Temperature Sensor Characteristics         47           Power Supply Current         48           Flash Memory Parameters         53           AC Parameters         54           Testing Waveforms         54           Power-Up and Supply Monitoring Characteristics         55           On-Chip Oscillator Characteristics         57           Serial Wire Debug Port (SW-DP) Timing         59           SPD Timing Requirements         60           Peripheral Timings         61           Synchronous Serial Interface (USIC SSC) Timing         61           Inter-IC (IIC) Interface Timing         64           Inter-IC Sound (IIS) Interface Timing         64
<b>4</b> 4.1 4.1.1 4.2	Package and Reliability68Package Parameters68Thermal Considerations68Package Outlines70






Table of Contents
-------------------

5	<b>Quality Declaration</b>	1 75	5
·	Quality Doolaration	,	_



#### **About this Document**

# **About this Document**

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1200 series devices.

The document describes the characteristics of a superset of the XMC1200 series devices. For simplicity, the various device types are referred to by the collective term XMC1200 throughout this document.

#### XMC1000 Family User Documentation

The set of user documentation includes:

- Reference Manual
  - decribes the functionality of the superset of devices.
- Data Sheets
  - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
  - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to <a href="http://www.infineon.com/xmc1000">http://www.infineon.com/xmc1000</a> to get access to the latest versions of those documents.



# 1 Summary of Features

The XMC1200 devices are members of the XMC1000 Family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1200 series devices are optimized for LED Lighting and Human-Machine interface (HMI) applications.




Figure 1 System Block Diagram

# **CPU Subsystem**

- CPU Core
  - High-performance 32-bit ARM Cortex-M0 CPU
  - Most 16-bit Thumb and subset of 32-bit Thumb2 instruction set
  - Single cycle 32-bit hardware multiplier



- System timer (SysTick) for Operating System support
- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for processing of external and internal service requests

#### **On-Chip Memories**

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 200 kbytes on-chip Flash program and data memory

#### **Communication Peripherals**

- Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- LED and Touch-Sense Controller (LEDTS) for Human-Machine interface

#### **Analog Frontend Peripherals**

- A/D Converters
  - up to 12 analog input pins
  - 2 sample and hold stages with 8 analog input channels each
  - fast 12-bit analog to digital converter with adjustable gain
- Up to 8 channels of out of range comparators (ORC)
- Up to 3 fast analog comparators (ACMP)
- Temperature Sensor (TSE)

#### **Industrial Control Peripherals**

- Capture/Compare Units 4 (CCU4) as general purpose timers
- Brightness and Colour Control Unit (BCCU), for LED color and dimming application

#### **System Control**

- Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG) for fast random data generation

#### Input/Output Lines

- Programmable port driver control module (PORTS)
- · Individual bit addressability
- · Tri-stated in input mode
- Push/pull or open drain output mode
- Configurable pad hysteresis



#### **On-Chip Debug Support**

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

#### 1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

- <DDD> the derivatives function set
- <Z> the package variant
  - T: TSSOP
  - Q: VQFN
- · <PPP> package pin count
- <T> the temperature range:
  - F: -40°C to 85°C
  - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1200 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1200 series, some descriptions may not apply to a specific product. Please see **Table 1**.

For simplicity the term XMC1200 is used for all derivatives throughout this document.

# 1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1 Synopsis of XMC1200 Device Types

Derivative	Package	Flash Kbytes	SRAM Kbytes	
XMC1201-T028F0016	PG-TSSOP-28-16	16	16	
XMC1201-T028F0032	PG-TSSOP-28-16	32	16	
XMC1201-T038F0016	PG-TSSOP-38-9	16	16	
XMC1201-T038F0032	PG-TSSOP-38-9	32	16	
XMC1201-T038F0064	PG-TSSOP-38-9	64	16	
XMC1201-T038F0128	PG-TSSOP-38-9	128	16	
XMC1201-T038F0200	PG-TSSOP-38-9	200	16	
XMC1200-T038F0200	PG-TSSOP-38-9	200	16	



Table 1 Synopsis of XMC1200 Device Types (cont'd)

Derivative	Package	Flash Kbytes	SRAM Kbytes	
XMC1202-T028X0016	PG-TSSOP-28-16	16	16	
XMC1202-T028X0032	PG-TSSOP-28-16	32	16	
XMC1202-T028X0064	PG-TSSOP-28-16	64	16	
XMC1202-T016X0016	PG-TSSOP-16-8	16	16	
XMC1202-T016X0032	PG-TSSOP-16-8	32	16	
XMC1202-T016X0064	PG-TSSOP-16-8	64	16	
XMC1202-Q024X0016	PG-VQFN-24-19	16	16	
XMC1202-Q024X0032	PG-VQFN-24-19	32	16	
XMC1201-Q040F0016	PG-VQFN-40-13	16	16	
XMC1201-Q040F0032	PG-VQFN-40-13	32	16	
XMC1201-Q040F0064	PG-VQFN-40-13	64	16	
XMC1201-Q040F0128	PG-VQFN-40-13	128	16	
XMC1201-Q040F0200	PG-VQFN-40-13	200	16	
XMC1202-Q040X0016	PG-VQFN-40-13	16	16	
XMC1202-Q040X0032	PG-VQFN-40-13	32	16	

# 1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC1200 Device Types<sup>1)</sup>

Derivative	ADC channel	ACMP	BCCU	LEDTS
XMC1200-T038	16	3	1	2
XMC1201-T028	14	-	=	2
XMC1201-T038	16	-	=	2
XMC1202-T028	14	3	1	-
XMC1202-T016	11	2	1	-
XMC1202-Q024	13	3	1	-
XMC1201-Q040	16	-	-	2
XMC1202-Q040	16	3	1	-

<sup>1)</sup> Features that are not included in this table are available in all the derivatives

Subject to Agreement on the Use of Product Information



Table 3 ADC Channels 1)

Package	VADC0 G0	VADC0 G1
PG-TSSOP-16	CH0CH5	CH0CH4
PG-TSSOP-28	CH0CH7	CH0 CH4, CH7
PG-TSSOP-38	CH0CH7	CH0CH7
PG-VQFN-24	CH0CH7	CH0CH4
PG-VQFN-40	CH0CH7	CH1, CH5 CH7

Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

## 1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is a 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location:  $1000~0F00_H~(MSB)$  -  $1000~0F1B_H~(LSB)$ . The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.

Table 4 XMC1200 Chip Identification Number

Derivative	Value	Marking
XMC1201-T028F0016	00012022 01CF00FF 00001FF7 00006000 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1201-T028F0032	00012022 01CF00FF 00001FF7 00006000 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1201-T038F0016	00012012 01CF00FF 00001FF7 00006000 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1201-T038F0032	00012012 01CF00FF 00001FF7 00006000 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1201-T038F0064	00012012 01CF00FF 00001FF7 00006000 00000C00 00001000 00011000 201ED083 <sub>H</sub>	AB
XMC1201-T038F0128	00012012 01CF00FF 00001FF7 00006000 00000C00 00001000 00021000 201ED083 <sub>H</sub>	AB
XMC1201-T038F0200	00012012 01CF00FF 00001FF7 00006000 00000C00 00001000 00033000 201ED083 <sub>H</sub>	AB
XMC1200-T038F0200	00012012 01CF00FF 00001FF7 0000E000 00000C00 00001000 00033000 201ED083 <sub>H</sub>	AB



Table 4 XMC1200 Chip Identification Number (cont'd)

Derivative	Value	Marking
XMC1202-T028X0016	00012023 01CF00FF 00001FF7 00008000 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1202-T028X0032	00012023 01CF00FF 00001FF7 00008000 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1202-T028X0064	00012023 01CF00FF 00001FF7 00008000 00000C00 00001000 00011000 201ED083 <sub>H</sub>	AB
XMC1202-T016X0016	00012033 01CF00FF 00001FF7 00008000 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1202-T016X0032	00012033 01CF00FF 00001FF7 00008000 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1202-T016X0064	00012033 01CF00FF 00001FF7 00008000 00000C00 00001000 00011000 201ED083 <sub>H</sub>	AB
XMC1202-Q024X0016	00012063 01CF00FF 00001FF7 00008000 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1202-Q024X0032	00012063 01CF00FF 00001FF7 00008000 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1201-Q040F0016	00012042 01CF00FF 00001FF7 00006000 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1201-Q040F0032	00012042 01CF00FF 00001FF7 00006000 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB
XMC1201-Q040F0064	00012042 01CF00FF 00001FF7 00006000 00000C00 00001000 00011000 201ED083 <sub>H</sub>	AB
XMC1201-Q040F0128	00012042 01CF00FF 00001FF7 00006000 00000C00 00001000 00021000 201ED083 <sub>H</sub>	AB
XMC1201-Q040F0200	00012042 01CF00FF 00001FF7 00006000 00000C00 00001000 00033000 201ED083 <sub>H</sub>	AB
XMC1202-Q040X0016	00012043 01CF00FF 00001FF7 00008000 00000C00 00001000 00005000 201ED083 <sub>H</sub>	AB
XMC1202-Q040X0032	00012043 01CF00FF 00001FF7 00008000 00000C00 00001000 00009000 201ED083 <sub>H</sub>	AB



# 2 General Device Information

This section summarizes the logic symbols and package pin configurations with a detailed list of the functional I/O mapping.

# 2.1 Logic Symbols




Figure 2 XMC1200 Logic Symbol for TSSOP-38, TSSOP-28 and TSSOP-16

Subject to Agreement on the Use of Product Information






Figure 3 XMC1200 Logic Symbol for VQFN-24 and VQFN-40



# 2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC1200 PG-TSSOP-38 Pin Configuration (top view)






Figure 5 XMC1200 PG-TSSOP-28 Pin Configuration (top view)




Figure 6 XMC1200 PG-TSSOP-16 Pin Configuration (top view)






Figure 7 XMC1200 PG-VQFN-24 Pin Configuration (top view)






Figure 8 XMC1200 PG-VQFN-40 Pin Configuration (top view)



## 2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 5 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type
Px.y	N	N	Pad Class

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type:

- STD\_INOUT (standard bi-directional pads)
- STD\_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD\_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	13	15	7	STD_INO UT	
P0.1	24	18	-	-	-	STD_INO UT	
P0.2	25	19	-	-	-	STD_INO UT	
P0.3	26	20	-	-	-	STD_INO UT	
P0.4	27	21	14	-	-	STD_INO UT	
P0.5	28	22	15	16	8	STD_INO UT	
P0.6	29	23	16	17	9	STD_INO UT	



Table 6 Package Pin Mapping (cont'd)

		. •		` '			
Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.7	30	24	17	18	10	STD_INO UT	
P0.8	33	27	18	19	11	STD_INO UT	
P0.9	34	28	19	20	12	STD_INO UT	
P0.10	35	29	20	-	-	STD_INO UT	
P0.11	36	30	-	-	-	STD_INO UT	
P0.12	37	31	21	21	-	STD_INO UT	
P0.13	38	32	22	22	-	STD_INO UT	
P0.14	39	33	23	23	13	STD_INO UT	
P0.15	40	34	24	24	14	STD_INO UT	
P1.0	22	16	12	14	-	High Current	
P1.1	21	15	11	13	-	High Current	
P1.2	20	14	10	12	-	High Current	
P1.3	19	13	9	11	-	High Current	
P1.4	18	12	-	-	-	High Current	
P1.5	17	11	-	-	-	High Current	
P1.6	16	-	-	-	-	STD_INO UT	
P2.0	1	35	25	1	15	STD_INO UT/AN	



Table 6 Package Pin Mapping (cont'd)

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P2.1	2	36	26	2	-	STD_INO UT/AN	
P2.2	3	37	27	3	-	STD_IN/A N	
P2.3	4	38	-	-	-	STD_IN/A N	
P2.4	5	1	-	-	-	STD_IN/A N	
P2.5	6	2	28	-	-	STD_IN/A N	
P2.6	7	3	1	4	16	STD_IN/A N	
P2.7	8	4	2	5	1	STD_IN/A N	
P2.8	9	5	3	5	1	STD_IN/A N	
P2.9	10	6	4	6	2	STD_IN/A N	
P2.10	11	7	5	7	3	STD_INO UT/AN	
P2.11	12	8	6	8	4	STD_INO UT/AN	
VSS	13	9	7	9	5	Power	Supply GND, ADC reference GND
VDD	14	10	8	10	6	Power	Supply VDD, ADC reference voltage/ ORC reference voltage
VDDP	15	10	8	10	6	Power	When VDD is supplied, VDDP has to be supplied with the same voltage.



Table 6 Package Pin Mapping (cont'd)

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
VSSP	31	25	-	-	-	Power	I/O port ground
VDDP	32	26	-	-	-	Power	I/O port supply
VSSP	Exp. Pad	-	-	Exp. Pad		Power	Exposed Die Pad The exposed die pad is connected internally to VSSP. For proper operation, it is mandatory to connect the exposed pad to the board ground. For thermal aspects, please refer to the Package and Reliability chapter.



#### 2.2.2 Port I/O Functions

The following general building block is used to describe each PORT pin:

Table 7 Port I/O Function Description

Function	Outputs		Inputs	
	ALT1	ALTn	Input	Input
P0.0		MODA.OUT	MODC.INA	
Pn.y	MODA.OUT		MODA.INA	MODC.INB




Figure 9 Simplified Port Structure

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn\_IN.y, Pn\_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn\_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

Please refer to the Port I/O Functions table for the complete Port I/O function mapping.

Subject to Agreement on the Use of Product Information



# 2.2.3 Hardware Controlled I/O Function Description

The following general building block is used to describe the hardware I/O and pull control functions of each PORT pin:

Table 8 Hardware Controlled I/O Function Description

Function	Outputs	Inputs	Pull Control	
	HWO0	HWI0	HW0_PD	HW0_PU
P0.0	MODB.OUT	MODB.INA		
Pn.y			MODC.OUT	MODC.OUT

By Pn\_HWSEL, it is possible to select between different hardware "masters" (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers. Additional hardware signals HW0\_PD/HW1\_PD and HW0\_PU/HW1\_PU controlled by the peripherals can be used to control the pull devices of the pin.

Please refer to the **Hardware Controlled I/O Functions** table for the complete hardware I/O and pull control function mapping.

Infineon



Function				Outputs							Inp	uts			
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input	Input
P0.0	ERU0. PDOUT0	LEDTS0. LINE7	ERU0. GOUT0	CCU40. OUT0		USIC0_CH 0.SELO0	USIC0_CH 1.SELO0	BCCU0. TRAPINB	CCU40.IN0 C			USIC0_CH 0.DX2A	USIC0_CH 1.DX2A		
P0.1	ERU0. PDOUT1	LEDTS0. LINE6	ERU0. GOUT1	CCU40. OUT1		BCCU0. OUT8	SCU. VDROP		CCU40.IN1 C						
P0.2	ERU0. PDOUT2	LEDTS0. LINE5	ERU0. GOUT2	CCU40. OUT2		VADC0. EMUX02			CCU40.IN2 C						
P0.3	ERU0. PDOUT3	LEDTS0. LINE4	ERU0. GOUT3	CCU40. OUT3		VADC0. EMUX01			CCU40.IN3 C						
P0.4	BCCU0. OUT0	LEDTS0. LINE3	LEDTS0. COL3	CCU40. OUT1		VADC0. EMUX00	WWDT. SERVICE_ OUT								
P0.5	BCCU0. OUT1	LEDTS0. LINE2	LEDTS0. COL2	CCU40. OUT0		ACMP2. OUT									
P0.6	BCCU0. OUT2	LEDTS0. LINE1	LEDTS0. COL1	CCU40. OUT0		USICO_CH 1.MCLKOU T	USIC0_CH 1.DOUT0		CCU40.IN0 B			USICO_CH 1.DX0C			
P0.7	BCCU0. OUT3	LEDTS0. LINE0	LEDTS0. COL0	CCU40. OUT1		USICO_CH 0.SCLKOU T	USIC0_CH 1.DOUT0		CCU40.IN1 B			USIC0_CH 0.DX1C	USIC0_CH 1.DX0D	USIC0_CH 1.DX1C	
P0.8	BCCU0. OUT4	LEDTS1. LINE0	LEDTS0. COLA	CCU40. OUT2		USICO_CH 0.SCLKOU T	USICO_CH 1.SCLKOU T		CCU40.IN2 B			USICO_CH 0.DX1B	USICO_CH 1.DX1B		
P0.9	BCCU0. OUT5	LEDTS1. LINE1	LEDTS0. COL6	CCU40. OUT3		USIC0_CH 0.SELO0	USIC0_CH 1.SELO0		CCU40.IN3 B			USIC0_CH 0.DX2B	USIC0_CH 1.DX2B		
P0.10	BCCU0. OUT6	LEDTS1. LINE2	LEDTS0. COL5	ACMP0. OUT		USIC0_CH 0.SELO1	USIC0_CH 1.SELO1					USICO_CH 0.DX2C	USIC0_CH 1.DX2C		
P0.11	BCCU0. OUT7	LEDTS1. LINE3	LEDTS0. COL4	USICO_CH 0.MCLKOU T		USIC0_CH 0.SELO2	USIC0_CH 1.SELO2					USICO_CH 0.DX2D	USICO_CH 1.DX2D		
P0.12	BCCU0. OUT6	LEDTS1. LINE4	LEDTS0. COL3	LEDTS1. COL3		USIC0_CH 0.SELO3		BCCU0. TRAPINA	CCU40.IN0 A	CCU40.IN1 A	CCU40.IN2 A	CCU40.IN3 A	USIC0_CH 0.DX2E		
P0.13	WWDT. SERVICE_ OUT	LEDTS1. LINE5	LEDTS0. COL2	LEDTS1. COL2		USIC0_CH 0.SELO4						USICO_CH 0.DX2F			
P0.14	BCCU0. OUT7	LEDTS1. LINE6	LEDTS0. COL1	LEDTS1. COL1		USICO_CH 0.DOUT0	USICO_CH 0.SCLKOU					USICO_CH 0.DX0A	USIC0_CH 0.DX1A		

# XMC1200 AB-Step XMC1000 Family

Infineon

# Table 9 Port I/O Functions

Function				Outputs							Inj	outs			
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input	Input
P0.15	BCCU0. OUT8	LEDTS1. LINE7	LEDTS0. COL0	LEDTS1. COL0		USICO_CH 0.DOUT0	USICO_CH 1.MCLKOU T					USICO_CH 0.DX0B			
P1.0	BCCU0. OUT0	CCU40. OUT0	LEDTS0. COL0	LEDTS1. COLA		ACMP1. OUT	USIC0_CH 0.DOUT0					USICO_CH 0.DX0C			
P1.1	VADC0. EMUX00	CCU40. OUT1	LEDTS0. COL1	LEDTS1. COL0		USIC0_CH 0.DOUT0	USICO_CH 1.SELO0					USICO_CH 0.DX0D	USICO_CH 0.DX1D	USIC0_CH 1.DX2E	
P1.2	VADC0. EMUX01	CCU40. OUT2	LEDTS0. COL2	LEDTS1. COL1		ACMP2. OUT	USIC0_CH 1.DOUT0					USIC0_CH 1.DX0B			
P1.3	VADC0. EMUX02	CCU40. OUT3	LEDTS0. COL3	LEDTS1. COL2		USIC0_CH 1.SCLKOU T	USICO_CH 1.DOUT0					USIC0_CH 1.DX0A	USICO_CH 1.DX1A		
P1.4	VADC0. EMUX10	USIC0_CH 1.SCLKOU T	LEDTS0. COL4	LEDTS1. COL3		USIC0_CH 0.SELO0	USIC0_CH 1.SELO1					USIC0_CH 0.DX5E	USIC0_CH 1.DX5E		
P1.5	VADC0. EMUX11	USIC0_CH 0.DOUT0	LEDTS0. COLA	BCCU0. OUT1		USIC0_CH 0.SELO1	USIC0_CH 1.SELO2					USIC0_CH 1.DX5F			
P1.6	VADC0. EMUX12	USIC0_CH 1.DOUT0	LEDTS0. COL5	USICO_CH 0.SCLKOU T	BCCU0. OUT2	USIC0_CH 0.SELO2	USIC0_CH 1.SELO3			USIC0_CH 0.DX5F					
P2.0	ERU0. PDOUT3	CCU40. OUT0	ERU0. GOUT3	LEDTS1. COL5		USICO_CH 0.DOUT0	USICO_CH 0.SCLKOU T		VADC0. G0CH5		ERU0.0B0	USICO_CH 0.DX0E	USICO_CH 0.DX1E	USIC0_CH 1.DX2F	
P2.1	ERU0. PDOUT2	CCU40. OUT1	ERU0. GOUT2	LEDTS1. COL6		USIC0_CH 0.DOUT0	USICO_CH 1.SCLKOU T	ACMP2.INP	VADC0. G0CH6		ERU0.1B0	USICO_CH 0.DX0F	USICO_CH 1.DX3A	USICO_CH 1.DX4A	
P2.2								ACMP2.INN	VADC0. G0CH7		ERU0.0B1	USICO_CH 0.DX3A	USICO_CH 0.DX4A	USIC0_CH 1.DX5A	ORC0.AIN
P2.3									VADC0. G1CH5		ERU0.1B1	USICO_CH 0.DX5B	USIC0_CH 1.DX3C	USIC0_CH 1.DX4C	ORC1.AIN
P2.4									VADC0. G1CH6		ERU0.0A1	USICO_CH 0.DX3B	USIC0_CH 0.DX4B	USIC0_CH 1.DX5B	ORC2.AIN
P2.5									VADC0. G1CH7		ERU0.1A1	USICO_CH 0.DX5D	USIC0_CH 1.DX3E	USIC0_CH 1.DX4E	ORC3.AIN
P2.6								ACMP1.INN	VADC0. G0CH0		ERU0.2A1	USICO_CH 0.DX3E	USIC0_CH 0.DX4E	USIC0_CH 1.DX5D	ORC4.AIN
P2.7								ACMP1.INP	VADC0. G1CH1		ERU0.3A1	USICO_CH 0.DX5C	USIC0_CH 1.DX3D	USIC0_CH 1.DX4D	ORC5.AIN

Infineon



Function				Output	s			Inputs							
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	Input	Input	Input	Input	Input	Input	Input	Input
P2.8								ACMP0.INN	VADC0. G0CH1	VADC0. G1CH0	ERU0.3B1	USIC0_CH 0.DX3D	USIC0_CH 0.DX4D	USIC0_CH 1.DX5C	ORC6.AIN
P2.9								ACMP0.INP	VADC0. G0CH2	VADC0. G1CH4	ERU0.3B0	USICO_CH 0.DX5A	USIC0_CH 1.DX3B	USIC0_CH 1.DX4B	ORC7.AIN
P2.10	ERU0. PDOUT1	CCU40. OUT2	ERU0. GOUT1	LEDTS1. COL4		ACMP0. OUT	USIC0_CH 1.DOUT0		VADC0. G0CH3	VADC0. G1CH2	ERU0.2B0	USIC0_CH 0.DX3C		USIC0_CH 1.DX0F	
P2.11	ERU0. PDOUT0	CCU40. OUT3	ERU0. GOUT0	LEDTS1. COL3		USIC0_CH 1.SCLKOU T		ACMP.REF	VADC0. G0CH4	VADC0. G1CH3	ERU0.2B1	USICO_CH 1.DX0E	USIC0_CH 1.DX1E		

Table 10 **Hardware Controlled I/O Functions** 

Function		Outputs		nputs		Pull (	Control				
	HWO0	HWO1	HWI0	HWI1	HW0_PD	HW0_PU	HW1_PD	HW1_PU			
P0.0	LEDTS0. EXTENDED7		LEDTS0.TSIN7	LEDTS0. TSIN7	Reserved for LEDTS Scheme A:	Reserved for LEDTS Scheme A:	A: pull-up enabled and pull-down disabled, ar				
P0.1	LEDTS0. EXTENDED6		LEDTS0.TSIN6	LEDTS0. TSIN6	pull-down disabled always	pull-down enabled always	vice versa				
P0.2	LEDTS0. EXTENDED5		LEDTS0.TSIN5	LEDTS0. TSIN5							
P0.3	LEDTS0. EXTENDED4		LEDTS0.TSIN4	LEDTS0. TSIN4							
P0.4	LEDTS0. EXTENDED3		LEDTS0. TSIN3	LEDTS0. TSIN3							
P0.5	LEDTS0. EXTENDED2		LEDTS0. TSIN2	LEDTS0. TSIN2							
P0.6	LEDTS0. EXTENDED1		LEDTS0. TSIN1	LEDTS0. TSIN1							
P0.7	LEDTS0. EXTENDED0		LEDTS0. TSIN0	LEDTS0. TSIN0							
P0.8	LEDTS1. EXTENDED0		LEDTS1. TSIN0	LEDTS1. TSIN0							
P0.9	LEDTS1. EXTENDED1		LEDTS1. TSIN1	LEDTS1. TSIN1							
P0.10	LEDTS1. EXTENDED2		LEDTS1. TSIN2	LEDTS1. TSIN2							
P0.11	LEDTS1. EXTENDED3		LEDTS1. TSIN3	LEDTS1. TSIN3							
P0.12	LEDTS1. EXTENDED4		LEDTS1. TSIN4	LEDTS1. TSIN4							
P0.13	LEDTS1. EXTENDED5		LEDTS1. TSIN5	LEDTS1. TSIN5							
P0.14	LEDTS1. EXTENDED6		LEDTS1. TSIN6	LEDTS1. TSIN6							
P0.15	LEDTS1. EXTENDED7	LEDTS1. LEI	LEDTS1. TSIN7	LEDTS1. TSIN7							
P1.0		USIC0_CH0.DOUT0		USIC0_CH0.HWIN0	BCCU0.OUT2	BCCU0.OUT2					
P1.1		USIC0_CH0.DOUT1		USIC0_CH0.HWIN1	BCCU0.OUT3	BCCU0.OUT3					
P1.2		USIC0_CH0.DOUT2		USIC0_CH0.HWIN2	BCCU0.OUT4	BCCU0.OUT4					



Function		Outputs		Inputs	Pull Control					
	HWO0	HWO1	HWI0	HWI1	HW0_PD	HW0_PU	HW1_PD	HW1_PU		
P1.3		USIC0_CH0.DOUT3		USIC0_CH0.HWIN3	BCCU0.OUT5	BCCU0.OUT5				
P1.4					BCCU0.OUT6	BCCU0.OUT6				
P1.5					BCCU0.OUT7	BCCU0.OUT7				
P1.6					BCCU0.OUT8	BCCU0.OUT8				
P2.0					BCCU0.OUT1	BCCU0.OUT1				
P2.1					BCCU0.OUT6	BCCU0.OUT6				
P2.2					BCCU0.OUT0	BCCU0.OUT0	CCU40.OUT3	CCU40.OUT3		
P2.3					ACMP2.OUT	ACMP2.OUT				
P2.4					BCCU0.OUT8	BCCU0.OUT8				
P2.5					ACMP1.OUT	ACMP1.OUT				
P2.6					BCCU0.OUT2	BCCU0.OUT2	CCU40.OUT3	CCU40.OUT3		
P2.7					BCCU0.OUT8	BCCU0.OUT8	CCU40.OUT3	CCU40.OUT3		
P2.8					BCCU0.OUT1	BCCU0.OUT1	CCU40.OUT2	CCU40.OUT2		
P2.9					BCCU0.OUT7	BCCU0.OUT7	CCU40.OUT2	CCU40.OUT2		
P2.10					BCCU0.OUT4	BCCU0.OUT4				
P2.11					BCCU0.OUT5	BCCU0.OUT5				



# 3 Electrical Parameter

This section provides the electrical parameter which are implementation-specific for the XMC1200.

#### 3.1 General Parameters

#### 3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1200 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

#### CC

Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1200 and must be regarded for a system design.

#### SR

Such parameters indicate System Requirements, which must be provided by the application system in which the XMC1200 is designed in.



# 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 11 Absolute Maximum Rating Parameters

Parameter	Symb	ol		Va	lues	Unit	Note /
			Min	Тур.	Max.	-	Test Cond ition
Junction temperature	$T_{J}$	SR	-40	-	115	°C	_
Storage temperature	$T_{ST}$	SR	-40	-	125	°C	_
Voltage on power supply pin with respect to $V_{\rm SSP}$	$V_{DDP}$	SR	-0.3	_	6	V	_
Voltage on digital pins with respect to $V_{\rm SSP}^{\rm 1)}$	$V_{IN}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	whichever is lower
Voltage on P2 pins with respect to $V_{\rm SSP}^{\rm 2)}$	$V_{INP2}$	SR	-0.3	_	$V_{\rm DDP}$ + 0.3	V	_
Voltage on analog input pins with respect to $V_{\rm SSP}$	$V_{AIN} \ V_{AREF}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	whichever is lower
Input current on any pin during overload condition	$I_{IN}$	SR	-10	_	10	mA	_
Absolute maximum sum of all input currents during overload condition	$\Sigma I_{IN}$	SR	-50	_	+50	mA	_

<sup>1)</sup> Excluding port pins P2.[1,2,6,7,8,9,11].

<sup>2)</sup> Applicable to port pins P2.[1,2,6,7,8,9,11].



# 3.1.3 Pin Reliability in Overload

When receiving signals from higher voltage devices, low-voltage devices experience overload currents and voltages that go beyond their own IO power supplies specification.

Table 12 defines overload conditions that will not cause any negative reliability impact if all the following conditions are met:

- · full operation life-time is not exceeded
- Operating Conditions are met for
  - pad supply levels  $(V_{DDP})$
  - temperature

If a pin current is outside of the **Operating Conditions** but within the overload conditions, then the parameters of this pin as stated in the Operating Conditions can no longer be guaranteed. Operation is still possible in most cases but with relaxed parameters.

Note: An overload condition on one or more pins does not require a reset.

Note: A series resistor at the pin to limit the current to the maximum permitted overload current is sufficient to handle failure situations like short to battery.

Table 12 Overload Parameters

Parameter	Sym	Symbol		Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Input current on any port pin during overload condition	$I_{OV}$	SR	-5	-	5	mA	
Absolute sum of all input circuit currents during overload condition	$I_{OVS}$	SR	_	_	25	mA	

Figure 10 shows the path of the input currents during overload via the ESD protection structures. The diodes against  $V_{\rm DDP}$  and ground are a simplified representation of these ESD protection structures.






Figure 10 Input Overload Current via ESD structures

**Table 13** and **Table 14** list input voltages that can be reached under overload conditions. Note that the absolute maximum input voltages as defined in the **Absolute Maximum Ratings** must not be exceeded during overload.

Table 13 PN-Junction Characterisitics for positive Overload

Pad Type	$I_{\text{OV}}$ = 5 mA
Standard, High-current, AN/DIG_IN	$\begin{split} V_{\text{IN}} &= V_{\text{DDP}} + 0.5 \text{ V} \\ V_{\text{AIN}} &= V_{\text{DDP}} + 0.5 \text{ V} \\ V_{\text{AREF}} &= V_{\text{DDP}} + 0.5 \text{ V} \end{split}$
P2.[1,2,6:9,11]	$V_{INP2} = V_{DDP} + 0.3  V$

Table 14 PN-Junction Characterisitics for negative Overload

Pad Type	$I_{\text{OV}} = 5 \text{ mA}$
Standard, High-current, AN/DIG_IN	$\begin{split} V_{\text{IN}} &= V_{\text{SS}} \text{ - 0.5 V} \\ V_{\text{AIN}} &= V_{\text{SS}} \text{ - 0.5 V} \\ V_{\text{AREF}} &= V_{\text{SS}} \text{ - 0.5 V} \end{split}$
P2.[1,2,6:9,11]	$V_{INP2} = V_{SS}$ - 0.3 V



# 3.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1200. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Table 15 Operating Conditions Parameters

Parameter	Symbol		Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
Ambient Temperature	$T_{A}$	SR	-40	_	85	°C	Temp. Range F
			-40	_	105	°C	Temp. Range X
Digital supply voltage <sup>1)</sup>	$V_{DDP}$	SR	1.8	_	5.5	V	
MCLK Frequency	$f_{MCLK}$	CC	_	_	33.2	MHz	CPU clock
PCLK Frequency	$f_{PCLK}$	СС	_	-	66.4	MHz	Peripherals clock
Short circuit current of digital outputs	$I_{ m SC}$	SR	-5	-	5	mA	
Absolute sum of short circuit currents of the device	$\Sigma I_{SC\_D}$	SR	-	-	25	mA	

<sup>1)</sup> See also the Supply Monitoring thresholds, Chapter 3.3.2.



#### 3.2 DC Parameters

# 3.2.1 Input/Output Characteristics

Table 16 provides the characteristics of the input/output pins of the XMC1200.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Unless otherwise stated, input DC and AC characteristics, including peripheral timings, assume that the input pads operate with the standard hysteresis.

Table 16 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Test Conditions
			Min.	Max.		
Output low voltage on port pins (with standard pads)	$V_{OLP}$	CC	_	1.0	V	$I_{\rm OL}$ = 11 mA (5 V) $I_{\rm OL}$ = 7 mA (3.3 V)
			_	0.4	V	$I_{\rm OL}$ = 5 mA (5 V) $I_{\rm OL}$ = 3.5 mA (3.3 V)
Output low voltage on high current pads	$V_{OLP1}$	CC	_	1.0	٧	$I_{\rm OL}$ = 50 mA (5 V) $I_{\rm OL}$ = 25 mA (3.3 V)
			_	0.32	V	$I_{\rm OL}$ = 10 mA (5 V)
			_	0.4	V	$I_{\rm OL}$ = 5 mA (3.3 V)
Output high voltage on port pins (with standard pads)	$V_{OHP}$	CC	V <sub>DDP</sub> - 1.0	_	V	$I_{\rm OH}$ = -10 mA (5 V) $I_{\rm OH}$ = -7 mA (3.3 V)
			$V_{\mathrm{DDP}}$ - 0.4	_	V	$I_{\rm OH}$ = -4.5 mA (5 V) $I_{\rm OH}$ = -2.5 mA (3.3 V)
Output high voltage on high current pads	$V_{OHP1}$	CC	V <sub>DDP</sub> - 0.32	_	V	I <sub>OH</sub> = -6 mA (5 V)
			V <sub>DDP</sub> - 1.0	_	V	$I_{\rm OH}$ = -8 mA (3.3 V)
			V <sub>DDP</sub> - 0.4	_	V	$I_{\rm OH}$ = -4 mA (3.3 V)
Input low voltage on port pins (Standard Hysteresis)	$V_{ILPS}$	SR	_	$0.19 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input high voltage on port pins (Standard Hysteresis)	$V_{IHPS}$	SR	$0.7  imes V_{ m DDP}$	-	V	CMOS Mode (5 V, 3.3 V & 2.2 V)



Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbo	ol	Limit \	<b>Values</b>	Unit	Test Conditions
			Min.	Max.		
Input low voltage on port pins (Large Hysteresis)	$V_{ILPL}$	SR	_	$0.08  imes V_{ m DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>10)</sup>
Input high voltage on port pins (Large Hysteresis)	$V_{IHPL}$	SR	$0.85 \times V_{\mathrm{DDP}}$	_	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>10)</sup>
Rise time on High	$t_{HCPR}$	CC	-	9	ns	50 pF @ 5 V <sup>2)</sup>
Current Pad <sup>1)</sup>			_	12	ns	50 pF @ 3.3 V <sup>3)</sup>
			_	25	ns	50 pF @ 1.8 V <sup>4)</sup>
Fall time on High	$t_{HCPF}$	CC	_	9	ns	50 pF @ 5 V <sup>2)</sup>
Current Pad <sup>1)</sup>			_	12	ns	50 pF @ 3.3 V <sup>3)</sup>
			_	25	ns	50 pF @ 1.8 V <sup>4)</sup>
Rise time on Standard	$t_{R}$	CC	_	12	ns	50 pF @ 5 V <sup>5)</sup>
Pad <sup>1)</sup>			_	15	ns	50 pF @ 3.3 V <sup>6)</sup>
			_	31	ns	50 pF @ 1.8 V <sup>7)</sup>
Fall time on Standard	$t_{F}$	СС	_	12	ns	50 pF @ 5 V <sup>5)</sup>
Pad <sup>1)</sup>			_	15	ns	50 pF @ 3.3 V <sup>6)</sup>
			_	31	ns	50 pF @ 1.8 V <sup>7)</sup>
Input Hysteresis <sup>8)</sup>	HYS	CC	$0.08  imes V_{ m DDP}$	_	V	CMOS Mode (5 V), Standard Hysteresis
			$V_{ extsf{DDP}}$	_	V	CMOS Mode (3.3 V), Standard Hysteresis
			$\begin{matrix} 0.02 \times \\ V_{\rm DDP} \end{matrix}$	_	V	CMOS Mode (2.2 V), Standard Hysteresis
			$0.5  imes V_{ extsf{DDP}}$	$0.75 \times \\ V_{\rm DDP}$	V	CMOS Mode(5 V), Large Hysteresis
			$0.4 imes V_{ m DDP}$	$0.75  imes V_{ m DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis
			$\begin{array}{c} \text{0.2} \times \\ V_{\text{DDP}} \end{array}$	$0.65 \times V_{\rm DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis



Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbo	Symbol		Values	Unit	Test Conditions	
				Max.			
Pin capacitance (digital inputs/outputs)	$C_{IO}$	CC	_	10	pF		
Pull-up resistor on port pins	$R_{PUP}$	CC	20	50	kohm	$V_{IN} = V_{SSP}$	
Pull-down resistor on port pins	$R_{PDP}$	CC	20	50	kohm	$V_{IN} = V_{DDP}$	
Input leakage current <sup>9)</sup>	$I_{OZP}$	CC	-1	1	μА	$0 < V_{\rm IN} < V_{\rm DDP},$ $T_{\rm A} \le 105~{\rm ^{\circ}C}$	
Voltage on any pin during $V_{DDP}$ power off	$V_{PO}$	SR	-	0.3	V	10)	
Maximum current per pin (excluding P1, $V_{\rm DDP}$ and $V_{\rm SS}$ )	$I_{MP}$	SR	-10	11	mA	-	
Maximum current per high currrent pins	$I_{MP1A}$	SR	-10	50	mA	-	
Maximum current into $V_{\rm DDP}$ (TSSOP28/16, VQFN24)	$I_{MVDD1}$	SR	_	130	mA	10)	
$\begin{array}{l} {\rm Maximum~current~into} \\ {V_{\rm DDP}} \ ({\rm TSSOP38}, \\ {\rm VQFN40}) \end{array}$	$I_{MVDD2}$	SR	_	260	mA	10)	
Maximum current out of $V_{\rm SS}$ (TSSOP28/16, VQFN24)	I <sub>MVSS1</sub>	SR	_	130	mA	10)	
Maximum current out of $V_{\rm SS}$ (TSSOP38, VQFN40)	$I_{MVSS2}$	SR	_	260	mA	10)	
	1						

<sup>1)</sup> Rise/Fall time parameters are taken with 10% - 90% of supply.

<sup>2)</sup> Additional rise/fall time valid for  $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.150 \text{ ns/pF}$  at 5 V supply voltage.

<sup>3)</sup> Additional rise/fall time valid for  $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.205 \text{ ns/pF}$  at 3.3 V supply voltage.

<sup>4)</sup> Additional rise/fall time valid for  $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.445 \text{ ns/pF}$  at 1.8 V supply voltage.

<sup>5)</sup> Additional rise/fall time valid for C<sub>1</sub> = 50 pF - C<sub>1</sub> = 100 pF @ 0.225 ns/pF at 5 V supply voltage.

<sup>6)</sup> Additional rise/fall time valid for  $C_L$  = 50 pF -  $C_L$  = 100 pF @ 0.288 ns/pF at 3.3 V supply voltage.

<sup>7)</sup> Additional rise/fall time valid for C<sub>1</sub> = 50 pF - C<sub>1</sub> = 100 pF @ 0.588 ns/pF at 1.8 V supply voltage.



# XMC1200 AB-Step XMC1000 Family

- 8) Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.
- 9) An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin.
- 10) However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when  $V_{\rm DDP}$  is powered off.



### 3.2.2 Analog to Digital Converters (ADC)

Table 17 shows the Analog to Digital Converter (ADC) characteristics.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 17 ADC Characteristics (Operating Conditions apply)<sup>1)</sup>

Parameter	Symbol	'	/alues	;	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Supply voltage range (internal reference)	$V_{ m DD\_int}{ m SR}$	2.0	_	3.0	V	$SHSCFG.AREF = 11_B$ CALCTR.CALGNSTC $= 0C_H$	
		3.0	-	5.5	V	SHSCFG.AREF = 10 <sub>B</sub>	
Supply voltage range (external reference)	$V_{ m DD\_ext} \ { m SR}$	3.0	_	5.5	V	SHSCFG.AREF = 00 <sub>B</sub>	
Analog input voltage range	$V_{AIN}SR$	<i>V</i> <sub>SSP</sub> - 0.05	_	V <sub>DDP</sub> + 0.05	V		
Auxiliary analog reference ground	$V_{ m REFGND} \ { m SR}$	V <sub>SSP</sub> - 0.05	-	1.0	V	G0CH0	
		V <sub>SSP</sub> - 0.05	_	0.2	V	G1CH0	
Internal reference voltage (full scale value)	V <sub>REFINT</sub> CC		5		V		
Switched capacitance of an analog input	$C_{AINS}CC$	_	1.2	2	pF	GNCTRxz.GAINy = 00 <sub>B</sub> (unity gain)	
		_	1.2	2	pF	GNCTRxz.GAINy=01 <sub>B</sub> (gain g1)	
		_	4.5	6	pF	$GNCTRxz.GAINy = 10_B$ (gain g2)	
		_	4.5	6	pF	GNCTRxz.GAINy=11 <sub>B</sub> (gain g3)	
Total capacitance of an analog input	$C_{AINT}CC$	_	_	10	pF		
Total capacitance of the reference input	$C_{AREFT}$	_	_	10	pF		

Subject to Agreement on the Use of Product Information



Table 17 ADC Characteristics (Operating Conditions apply)<sup>1)</sup> (cont'd)

Parameter	Symbol		Values	6	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Gain settings	n settings $G_{IN}CC$ 1		_	GNCTRxz.GAINy = 00 <sub>B</sub> (unity gain)		
		6 -		3		GNCTRxz.GAINy=01 <sub>B</sub> (gain g1)
				6 -		GNCTRxz.GAINy = $10_B$ (gain g2)
			12 -		_	GNCTRxz.GAINy=11 <sub>B</sub> (gain g3)
Sample Time	t <sub>sample</sub> CC	3	_	_	$\frac{1}{f_{\text{ADC}}}$	$V_{\mathrm{DD}}$ = 5.0 V
		3	-	_	$\frac{1}{f_{\text{ADC}}}$	$V_{\mathrm{DD}}$ = 3.3 V
		30	-	_	$\frac{1}{f_{\text{ADC}}}$	$V_{\mathrm{DD}}$ = 2.0 V
Sigma delta loop hold time	t <sub>SD_hold</sub>	20	_	_	μS	Residual charge stored in an active sigma delta loop remains available
Conversion time in fast compare mode	t <sub>CF</sub> CC		9	1	$f_{\mathrm{ADC}}$	2)
Conversion time in 12-bit mode	t <sub>C12</sub> CC		20		$f_{ADC}$	2)
Maximum sample rate in 12-bit mode <sup>3)</sup>	$f_{\mathrm{C12}}\mathrm{CC}$	_	_	f <sub>ADC</sub> / 42.5	_	1 sample pending
		_	_	f <sub>ADC</sub> / 62.5	_	2 samples pending
Conversion time in 10-bit mode	<i>t</i> <sub>C10</sub> CC		18		$f_{\mathrm{ADC}}$	2)
Maximum sample rate in 10-bit mode <sup>3)</sup>	$f_{\mathrm{C10}}\mathrm{CC}$	_	_	f <sub>ADC</sub> / 40.5	_	1 sample pending
		_	-	f <sub>ADC</sub> / 58.5	_	2 samples pending
Conversion time in 8-bit mode	t <sub>C8</sub> CC		16		$f_{\rm ADC}$	2)



Table 17 ADC Characteristics (Operating Conditions apply)<sup>1)</sup> (cont'd)

Parameter	Symbol	'	/alues	;	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Maximum sample rate in 8-bit mode <sup>3)</sup>	$f_{\rm C8}$ CC	_	_	f <sub>ADC</sub> / 38.5	_	1 sample pending
		_	_	f <sub>ADC</sub> / 54.5	_	2 samples pending
RMS noise 4)	EN <sub>RMS</sub>	-	1.5	_	LSB 12	DC input, $V_{\rm DD} = 5.0 \text{ V}, \\ V_{\rm AIN} = 2.5 \text{ V}, \\ 25^{\circ}\text{C}$
DNL error	EA <sub>DNL</sub> CC	_	±2.0	_	LSB 12	
INL error	EA <sub>INL</sub> CC	_	±4.0	_	LSB 12	
Gain error with external reference	EA <sub>GAIN</sub> CC	_	±0.5	_	%	SHSCFG.AREF = 00 <sub>B</sub> (calibrated)
Gain error with internal reference 5)	EA <sub>GAIN</sub> CC	_	±3.6	_	%	SHSCFG.AREF = 1X <sub>B</sub> (calibrated), -40°C - 105°C
		_	±2.0	_	%	SHSCFG.AREF = 1X <sub>B</sub> (calibrated), 0°C - 85°C
Offset error	EA <sub>OFF</sub> CC	_	±8.0	_	mV	Calibrated, $V_{\rm DD}$ = 5.0 V

<sup>1)</sup> The parameters are defined for ADC clock frequency  $f_{\rm SH}$  = 32MHz, SHSCFG.DIVS = 0000<sub>B</sub>. Usage of any other frequencies may affect the ADC performance.

<sup>2)</sup> No pending samples assumed, excluding sampling time and calibration.

<sup>3)</sup> Includes synchronization and calibration (average of gain and offset calibration).

<sup>4)</sup> This parameter can also be defined as an SNR value: SNR[dB] =  $20 \times \log(A_{\rm MAXeff} / N_{\rm RMS})$ . With  $A_{\rm MAXeff}$  =  $2^{\rm N}$  / 2, SNR[dB] =  $20 \times \log$  (  $2048 / N_{\rm RMS}$ ) [N = 12].  $N_{\rm RMS}$  = 1.5 LSB12, therefore, equals SNR =  $20 \times \log$  (2048 / 1.5) = 62.7 dB.

<sup>5)</sup> Includes error from the reference voltage.






Figure 11 ADC Voltage Supply



### 3.2.3 Out of Range Comparator (ORC) Characteristics

The Out-of-Range Comparator (ORC) triggers on analog input voltages ( $V_{\rm AIN}$ ) above the  $V_{\rm DDP}$  on selected input pins (ORCx.AIN) and generates a service request trigger (ORCx.OUT).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 18 Out of Range Comparator (ORC) Characteristics (Operating Conditions apply; V<sub>DDP</sub> = 3.0 V - 5.5 V; C<sub>L</sub> = 0.25 pF)

, , ,									
Parameter	Symb	ol	Values		Unit	Note / Test Condition			
			Min.	Тур.	Max.				
DC Switching Level	$^{V_{ m ODC}}_{ m C}$	С	54	_	183	mV	$V_{AIN} \geq V_{DDP} + V_{ODC}$		
Hysteresis	$V_{OHYS}$	CC	15	_	54	mV			
Always detected	$t_{OPDD}$	CC	103	_	-	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV		
Overvoltage Pulse			88	_	-	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV		
Never detected	$t_{OPDN}$	CC	_	-	21	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV		
Overvoltage Pulse			-	_	11	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV		
Detection Delay of a	$t_{\sf ODD}$	CC	39	_	132	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV		
persistent Overvoltage			31	_	121	ns	$V_{\mathrm{AIN}} \geq V_{\mathrm{DDP}}$ + 350 mV		
Release Delay	$t_{ORD}$	CC	44	-	240	ns	$V_{AIN} \leq V_{DDP};  V_{DDP} = 5 \; V$		
			57	-	340	ns	$V_{AIN} \leq V_{DDP};  V_{DDP} = 3.3 \; V$		
Enable Delay	$t_{\sf OED}$	CC	_	_	300	ns	ORCCTRL.ENORCx = 1		




Figure 12 ORCx.OUT Trigger Generation






Figure 13 ORC Detection Ranges



### 3.2.4 Analog Comparator Characteristics

Table 19 below shows the Analog Comparator characteristics.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 19 Analog Comparator Characteristics (Operating Conditions apply)

Parameter	Symbol	Symbol		mit Val	ues	Unit	Notes/	
				Тур.	Max.		Test Conditions	
Input Voltage	$V_{CMP}$	SR	-0.05	_	V <sub>DDP</sub> + 0.05	V		
Input Offset	$V_{CMPOFF}$	CC	_	+/-3	_	mV	High power mode $\Delta~V_{\rm CMP}$ < 200 mV	
			_	+/-20	_	mV	Low power mode $\Delta~V_{\rm CMP}$ < 200 mV	
Propagation Delay <sup>1)</sup>	$t_{PDELAY}$	CC	_	25	_	ns	High power mode, $\Delta V_{\rm CMP}$ = 100 mV	
			_	80	_	ns	High power mode, $\Delta V_{\rm CMP}$ = 25 mV	
			-	250	_	ns	Low power mode, $\Delta V_{\rm CMP}$ = 100 mV	
			-	700	_	ns	Low power mode, $\Delta V_{\rm CMP}$ = 25 mV	
Current Consumption	I <sub>ACMP</sub> CC		_	100	_	μΑ	First active ACMP in high power mode, $\Delta V_{\rm CMP}$ > 30 mV	
			_	66	-	μΑ	Each additional ACMP in high power mode, $\Delta V_{\rm CMP} > 30~{\rm mV}$	
			-	10	-	μΑ	First active ACMP in low power mode	
			_	6	-	μΑ	Each additional ACMP in low power mode	
Input Hysteresis	$V_{HYS}$	CC	_	+/-15	_	mV		
Filter Delay <sup>1)</sup>	$t_{\sf FDELAY}$	CC	_	5	_	ns		

<sup>1)</sup> Total Analog Comparator Delay is the sum of Propagation Delay and Filter Delay.

Subject to Agreement on the Use of Product Information



### 3.2.5 Temperature Sensor Characteristics

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 20 Temperature Sensor Characteristics

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Measurement time	$t_{M}$ CC	-	_	10	ms	
Temperature sensor range	$T_{SR}SR$	-40	_	115	°C	
Sensor Accuracy <sup>1)</sup>	T <sub>TSAL</sub> CC	-6	_	6	°C	T <sub>J</sub> > 20°C
		-10	_	10	°C	$0^{\circ}\text{C} \le T_{\text{J}} \le 20^{\circ}\text{C}$
		-18	_	18	°C	-25°C ≤ <i>T</i> <sub>J</sub> < 0°C
		-31	_	31	°C	-40°C ≤ <i>T</i> <sub>J</sub> < - 25°C
Start-up time after enabling	$t_{TSSTE}SR$	-	-	15	μS	

<sup>1)</sup> The temperature sensor accuracy is independent of the supply voltage.



### 3.2.6 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 21 Power Supply Parameters;  $V_{DDP} = 5V$ 

Parameter	Symbol		Value	s	Unit	Note /
		Min Typ. <sup>1)</sup> Max.			<b>Test Condition</b>	
Active mode current	$I_{DDPAE}CC$	_	8.8	11.5	mA	32 / 64
Peripherals enabled		_	7.7	-	mA	24 / 48
$f_{MCLK}/f_{PCLK}$ in MHz $^2$ )		_	6.4	_	mA	16 / 32
		_	5.3	-	mA	8 / 16
		_	3.9	_	mA	1/1
Active mode current Peripherals disabled $f_{\rm MCLK}/f_{\rm PCLK}$ in MHz <sup>3)</sup>	$I_{DDPAD}CC$	_	4.8	_	mA	32 / 64
		_	4.1	_	mA	24 / 48
		_	3.3	_	mA	16 / 32
		_	2.6	_	mA	8 / 16
		_	1.5	_	mA	1/1
Active mode current	I <sub>DDPAR</sub> CC	_	6.7	_	mA	32 / 64
Code execution from RAM		_	5.8	_	mA	24 / 48
Flash is powered down $f_{\rm MCLK}/f_{\rm PCLK}$ in MHz		_	4.9	-	mA	16 / 32
JMCLK / JPCLK ··· ···· ·=		_	4.0	-	mA	8 / 16
		_	3.1	_	mA	1/1
Sleep mode current	$I_{DDPSE}CC$	_	6.2	_	mA	32 / 64
Peripherals clock enabled			5.6	_	mA	24 / 48
$f_{ m MCLK}/f_{ m PCLK}$ in MHz $^{4)}$			5.0	_	mA	16 / 32
			4.4	_	mA	8 / 16
			3.7	_	mA	1/1

Subject to Agreement on the Use of Product Information



Table 21 Power Supply Parameters;  $V_{DDP} = 5V$ 

Parameter	Symbol		Value	s	Unit	Note /
		Min	Typ. <sup>1)</sup>	Max.		Test Condition
Sleep mode current	$I_{DDPSD}CC$	-	1.8	_	mA	32 / 64
Peripherals clock disabled Flash active $f_{\rm MCLK}/f_{\rm PCLK}  {\rm in  MHz^{5)}}$			1.7	_	mA	24 / 48
			1.6	_	mA	16 / 32
			1.5	-	mA	8 / 16
			1.4	-	mA	1/1
Sleep mode current	I <sub>DDPSR</sub> CC	_	1.2	-	mA	32 / 64
Peripherals clock disabled			1.1	-	mA	24 / 48
Flash powered down $f_{\text{MCLK}} / f_{\text{PCLK}}$ in MHz <sup>6)</sup>			1.0	-	mA	16 / 32
JWOLK JPOLK			0.8	-	mA	8 / 16
			0.7	-	mA	1/1
Deep Sleep mode current <sup>7)</sup>	$I_{DDPDS}CC$	_	0.24	-	mA	
Wake-up time from Sleep to Active mode <sup>8)</sup>	t <sub>SSA</sub> CC	-	6	_	cycles	
Wake-up time from Deep Sleep to Active mode <sup>9)</sup>	t <sub>DSA</sub> CC	-	280	_	μsec	

- 1) The typical values are measured at  $T_A$  = + 25 °C and  $V_{DDP}$  = 5 V.
- 2) CPU and all peripherals clock enabled, Flash is in active mode.
- 3) CPU enabled, all peripherals clock disabled, Flash is in active mode.
- 4) CPU in sleep, all peripherals clock enabled and Flash is in active mode.
- 5) CPU in sleep, Flash is in active mode.
- 6) CPU in sleep, Flash is powered down and code executed from RAM after wake-up.
- 7) CPU in sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.
- 8) CPU in sleep, Flash is in active mode during sleep mode.
- 9) CPU in sleep, Flash is in powered down mode during deep sleep mode.



**Figure 14** shows typical graphs for active mode supply current for  $V_{DDP} = 5V$ ,  $V_{DDP} = 3.3V$ ,  $V_{DDP} = 1.8V$  across different clock frequencies.




Figure 14 Active mode, a) peripherals clocks enabled, b) peripherals clocks disabled: Supply current I<sub>DDPA</sub> over supply voltage V<sub>DDP</sub> for different clock frequencies



**Figure 15** shows typical graphs for sleep mode current for  $V_{DDP} = 5V$ ,  $V_{DDP} = 3.3V$ ,  $V_{DDP} = 1.8V$  across different clock frequencies.




Figure 15 Sleep mode, peripherals clocks disabled, Flash powered down: Supply current I<sub>DDPSR</sub> over supply voltage V<sub>DDP</sub> for different clock frequencies



**Table 22** provides the active current consumption of some modules operating at 5 V power supply at 25 °C. The typical values shown are used as a reference guide on the current consumption when these modules are enabled.

Table 22 Typical Active Current Consumption

Active Current Consumption	Symbol	Limit Values	Unit	Test Condition
		Тур.		
Baseload current	$I_{CPUDDC}$	5.04	mA	Modules including Core, SCU, PORT, memories, ANATOP <sup>1)</sup>
VADC and SHS	$I_{ADCDDC}$	3.4	mA	Set CGATCLR0.VADC to 1 <sup>2)</sup>
USIC0	$I_{\rm USICODDC}$	0.87	mA	Set CGATCLR0.USIC0 to 13)
CCU40	$I_{\text{CCU40DDC}}$	0.94	mA	Set CGATCLR0.CCU40 to 1 <sup>4)</sup>
LEDTSx	$I_{LTSxDDC}$	0.76	mA	Set CGATCLR0.LEDTSx to 1 <sup>5)</sup>
BCCU0	$I_{\sf BCCU0DDC}$	0.24	mA	Set CGATCLR0.BCCU0 to 16)
WDT	$I_{WDTDDC}$	0.03	mA	Set CGATCLR0.WDT to 17)
RTC	$I_{RTCDDC}$	0.01	mA	Set CGATCLR0.RTC to 18)

Baseload current is measured with device running in user mode, MCLK=PCLK=32 MHz, with an endless loop
in the flash memory. The clock to the modules stated in CGATSTAT0 are gated.

- 2) Active current is measured with: module enabled, MCLK=32 MHz, running in auto-scan conversion mode
- 3) Active current is measured with: module enabled, alternating messages sent to PC at 57.6kbaud every 200ms
- Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU4 slice for PWM switching from 1500Hz and 1000Hz at regular intervals, 1 CCU4 slice in capture mode for reading period and duty cycle
- Active current is measured with: module enabled, MCLK=32 MHz, 1 LED column, 6 LED/TS lines, Pad Scheme A with large pad hysteresis config, time slice duration = 1.048 ms
- 6) Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, FCLK=0.8MHz, Normal mode (BCCU Clk = FCLK/4), 3 BCCU Channels and 1 Dimming Engine, change color or dim every 1s
- Active current is measured with: module enabled, MCLK=32 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1s
- 8) Active current is measured with: module enabled, MCLK=32 MHz, Periodic interrupt enabled



### 3.2.7 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 23 Flash Memory Parameters

Parameter	Symbol		Value	S	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Erase Time per page / sector	t <sub>ERASE</sub> CC	6.8	7.1	7.6	ms	
Program time per block	t <sub>PSER</sub> CC	102	152	204	μS	
Wake-Up time	t <sub>WU</sub> CC	_	32.2	-	μS	
Read time per word	t <sub>a</sub> CC	_	50	-	ns	
Data Retention Time	t <sub>RET</sub> CC	10	_	_	years	Max. 100 erase / program cycles
Flash Wait States 1)	N <sub>WSFLASH</sub> CC	0	0	0		$f_{\rm MCLK} = 8  \rm MHz$
		0	1	1		$f_{\rm MCLK} = 16  \rm MHz$
		1	1.3	2		$f_{\rm MCLK} = 32 \ \rm MHz$
Fixed Flash Wait States configured in bit NVM_NVMCONF.WS	N <sub>FWSFLASH</sub> SR	0	0	1		$\begin{aligned} & \text{NVM\_CONFIG1.} \\ & \text{FIXWS} = \mathbf{1_B}, \\ & f_{\text{MCLK}} \leq 16 \text{ MHz} \end{aligned}$
		1	1	1		NVM_CONFIG1. FIXWS = $1_B$ , $16 \text{ MHz} < f_{\text{MCLK}}$ $\leq 32 \text{ MHz}$
Erase Cycles	N <sub>ECYC</sub> CC	_	_	5*10 <sup>4</sup>	cycles	Sum of page and sector erase cycles
Total Erase Cycles	N <sub>TECYC</sub> CC	_	_	2*10 <sup>6</sup>	cycles	

<sup>1)</sup> Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.



### 3.3 AC Parameters

### 3.3.1 Testing Waveforms




Figure 16 Rise/Fall Time Parameters




Figure 17 Testing Waveform, Output Delay




Figure 18 Testing Waveform, Output High Impedance



### 3.3.2 Power-Up and Supply Monitoring Characteristics

Table 24 provides the characteristics of the power-up and supply monitoring in XMC1200.

The guard band between the lowest valid operating voltage and the brownout reset threshold provides a margin for noise immunity and hysteresis. The electrical parameters may be violated while  $V_{\rm DDP}$  is outside its operating range.

The brownout detection triggers a reset within the defined range. The prewarning detection can be used to trigger an early warning and issue corrective and/or fail-safe actions in case of a critical supply voltage drop.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 24 Power-Up and Supply Monitoring Parameters (Operating Conditions apply)<sup>1)</sup>

Parameter	Symbol	V	/alues		Unit	Note /
		Min.	Тур.	Max.		Test Condition
$V_{\mathrm{DDP}}$ ramp-up time	$t_{RAMPUP}SR$	$V_{ m DDP}/ \ S_{ m VDDPrise}$	-	10 <sup>7</sup>	μS	
$\overline{V_{\mathrm{DDP}}}$ slew rate	$S_{ m VDDPOP}$ SR	0	_	0.1	V/μs	Slope during normal operation
	$S_{ m VDDP10}$ SR	0	_	10	V/μs	Slope during fast transient within +/- 10% of $V_{\rm DDP}$
	$S_{ m VDDPrise}$ SR	0	_	10	V/μs	Slope during power-on or restart after brownout event
	$S_{ m VDDPfall}^{(2)}  { m SR}$	0	_	0.25	V/μs	Slope during supply falling out of the +/-10% limits <sup>3)</sup>
$\overline{V_{\mathrm{DDP}}}$ prewarning voltage	$V_{DDPPW}$ CC	2.1	2.25	2.4	V	ANAVDEL.VDEL_ SELECT = 00 <sub>B</sub>
		2.85	3	3.15	V	ANAVDEL.VDEL_ SELECT = 01 <sub>B</sub>
		4.2	4.4	4.6	V	ANAVDEL.VDEL_ SELECT = 10 <sub>B</sub>

Subject to Agreement on the Use of Product Information



Table 24 Power-Up and Supply Monitoring Parameters (Operating Conditions apply)<sup>1)</sup> (cont'd)

Parameter	Symbol		Values	/alues Un		Note /
		Min.	Тур.	Max.		Test Condition
$\overline{V_{\mathrm{DDP}}}$ brownout reset voltage	$V_{DDPBO}$ CC	1.55	1.62	1.75	V	calibrated, before user code starts running
$V_{\mathrm{DDP}}$ voltage to ensure defined pad states	$V_{DDPPA}$ CC	-	1.0	_	V	
Start-up time from power-on reset	t <sub>SSW</sub> SR	-	320	_	μs	Time to the first user code instruction in all start-up modes <sup>4)</sup>
BMI program time	t <sub>BMI</sub> SR	_	8.25	_	ms	Time taken from a user-triggered system reset after BMI installation is is requested

- 1) Not all parameters are 100% tested, but are verified by design/characterisation.
- A capacitor of at least 100 nF has to be added between V<sub>DDP</sub> and V<sub>SSP</sub> to fulfill the requirement as stated for this parameter.
- 3) Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to the chip. A larger capacitor value has to be chosen if the power source sink a current.
- 4) This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz and the clocks to peripheral as specified in register CGATSTATO are gated.




Figure 19 Supply Threshold Parameters



### 3.3.3 On-Chip Oscillator Characteristics

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 25 provides the characteristics of the 64 MHz clock output from the digital controlled oscillator, DCO1 in XMC1200.

Table 25 64 MHz DCO1 Characteristics (Operating Conditions apply)

						_	
Parameter	ameter Symbol Limit Values		Unit	Test Conditions			
			Min.	Тур.	Max.		
Nominal frequency	$f_{NOM}$	CC	_	64	_	MHz	under nominal conditions <sup>1)</sup> after trimming
Accuracy <sup>2)</sup>	$\Delta f_{LT}$	CC	-1.7	_	3.4	%	with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature (0 °C to 85 °C)
			-3.9	_	4.0	%	with respect to $f_{\rm NOM}({\rm typ})$ , over temperature (-40 °C to 105 °C)

<sup>1)</sup> The deviation is relative to the factory trimmed frequency at nominal  $V_{\rm DDC}$  and  $T_{\rm A}$  = + 25 °C.

The accuracy of the DCO1 oscillator can be further improved through alternative methods, refer to XMC1000 Oscillator Handling Application Note.



Figure 20 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.




Figure 20 Typical DCO1 accuracy over temperature

**Table 26** provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1200.

Table 26 32 kHz DCO2 Characteristics (Operating Conditions apply)

Parameter	Symbol	Lin	Limit Values		Unit	Test Conditions	
		Min.	Тур.	Max.			
Nominal frequency	$f_{NOM}$ CC	_	32.75	_	kHz	under nominal conditions <sup>1)</sup> after trimming	
Accuracy	$\Delta f_{LT}$ CC	-1.7	_	3.4	%	with respect to $f_{\rm NOM}({\rm typ})$ , over temperature (0 °C to 85 °C)	
		-3.9	_	4.0	%	with respect to $f_{NOM}(typ)$ , over temperature (-40 °C to 105 °C)	

<sup>1)</sup> The deviation is relative to the factory trimmed frequency at nominal  $V_{\rm DDC}$  and  $T_{\rm A}$  = + 25 °C.



### 3.3.4 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

 Table 27
 SWD Interface Timing Parameters (Operating Conditions apply)

Parameter	Symbol		Values	i	Unit	Note /
		Min.	Тур.	Max.		Test Condition
SWDCLK high time	t <sub>1</sub> SR	50	-	500000	ns	_
SWDCLK low time	t <sub>2</sub> SR	50	-	500000	ns	_
SWDIO input setup to SWDCLK rising edge	t <sub>3</sub> SR	10	_	_	ns	-
SWDIO input hold after SWDCLK rising edge	t <sub>4</sub> SR	10	_	_	ns	-
SWDIO output valid time	t <sub>5</sub> CC	_	-	68	ns	C <sub>L</sub> = 50 pF
after SWDCLK rising edge		_	-	62	ns	C <sub>L</sub> = 30 pF
SWDIO output hold time from SWDCLK rising edge	t <sub>6</sub> CC	4	_	_	ns	




Figure 21 SWD Timing

Subject to Agreement on the Use of Product Information



### 3.3.5 SPD Timing Requirements

The optimum SPD decision time between  $0_B$  and  $1_B$  is 0.75  $\mu$ s. With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles (0.69  $\mu$ s).

Table 28 Optimum Number of Sample Clocks for SPD

Sample Freq.	Sampling Factor		Sample Clocks 1 <sub>B</sub>	Effective Decision Time <sup>1)</sup>	Remark
8 MHz	4	1 to 5	6 to 12	0.69 µs	The other closest option (0.81 µs) for the effective decision time is less robust.

<sup>1)</sup> Nominal sample frequency period multiplied with 0.5 + (max. number of 0<sub>R</sub> sample clocks)

For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:

- Frequency deviation of the sample clock is +/- 5%
- Effective decision time is between 0.69  $\mu s$  and 0.75  $\mu s$  (calculated with nominal sample frequency)



### 3.3.6 Peripheral Timings

Note: These parameters are not subject to production test, but verified by design and/or characterization.

### 3.3.6.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 29 USIC SSC Master Mode Timing

Parameter	Symbol		,	Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
SCLKOUT master clock period	t <sub>CLK</sub> C	С	62.5	_	_	ns	
Slave select output SELO active to first SCLKOUT transmit edge	<i>t</i> <sub>1</sub> C	С	80	_	_	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t <sub>2</sub> C	С	0	_	_	ns	
Data output DOUT[3:0] valid time	<i>t</i> <sub>3</sub> C	С	-10	-	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t <sub>4</sub> S	R	80	_	_	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	<i>t</i> <sub>5</sub> S	R	0	_	_	ns	



Table 30 USIC SSC Slave Mode Timing

Parameter	Symbol		,	Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
DX1 slave clock period	$t_{CLK}$	SR	125	_	_	ns	
Select input DX2 setup to first clock input DX1 transmit edge <sup>1)</sup>	t <sub>10</sub>	SR	10	_	-	ns	
Select input DX2 hold after last clock input DX1 receive edge <sup>1)</sup>	t <sub>11</sub>	SR	10	_	-	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge <sup>1)</sup>	t <sub>12</sub>	SR	10	_	-	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge <sup>1)</sup>	t <sub>13</sub>	SR	10	_	-	ns	
Data output DOUT[3:0] valid time	t <sub>14</sub>	СС	-	_	80	ns	

<sup>1)</sup> These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).






Figure 22 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.

Subject to Agreement on the Use of Product Information



### 3.3.6.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: Operating Conditions apply.

Table 31 USIC IIC Standard Mode Timing<sup>1)</sup>

Parameter	Symbol		Value	S	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	-	-	1000	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	250	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{ m SR}$	-	-	400	pF	

Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



Table 32 USIC IIC Fast Mode Timing<sup>1)</sup>

Parameter	Symbol		Values	<b>i</b>	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Fall time of both SDA and SCL	t <sub>1</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Rise time of both SDA and SCL	t <sub>2</sub> CC/SR	20 + 0.1*C <sub>b</sub>	-	300	ns	
Data hold time	t <sub>3</sub> CC/SR	0	-	-	μs	
Data set-up time	t <sub>4</sub> CC/SR	100	-	-	ns	
LOW period of SCL clock	t <sub>5</sub> CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t <sub>6</sub> CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t <sub>7</sub> CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t <sub>8</sub> CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t <sub>9</sub> CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t <sub>10</sub> CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}$ SR	-	-	400	pF	

<sup>1)</sup> Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

<sup>2)</sup> C<sub>b</sub> refers to the total capacitance of one bus line in pF.






Figure 23 USIC IIC Stand and Fast Mode Timing

### 3.3.6.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.  $\label{eq:using_parameters}$ 

Note: Operating Conditions apply.

Table 33 USIC IIS Master Transmitter Timing

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Clock period	t <sub>1</sub> CC	$2/f_{MCLK}$	-	-	ns	$V_{DDP} \geq 3\;V$
		$4/f_{ m MCLK}$	-	-	ns	$V_{DDP}\!<\!$ 3 V
Clock HIGH	t <sub>2</sub> CC	0.35 x	-	-	ns	
		$t_{1min}$				
Clock Low	t <sub>3</sub> CC	0.35 x	-	-	ns	
		$t_{1min}$				
Hold time	t <sub>4</sub> CC	0	-	-	ns	
Clock rise time	t <sub>5</sub> CC	-	-	0.15 x	ns	
				$t_{1min}$		






Figure 24 USIC IIS Master Transmitter Timing

Table 34 USIC IIS Slave Receiver Timing

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Clock period	t <sub>6</sub> SR	$4/f_{MCLK}$	-	-	ns	
Clock HIGH	t <sub>7</sub> SR	0.35 x t <sub>6min</sub>	-	-	ns	
Clock Low	t <sub>8</sub> SR	0.35 x t <sub>6min</sub>	-	-	ns	
Set-up time	t <sub>9</sub> SR	0.2 x t <sub>6min</sub>	-	-	ns	
Hold time	t <sub>10</sub> SR	10	-	-	ns	




Figure 25 USIC IIS Slave Receiver Timing



### 4 Package and Reliability

The XMC1200 is a member of the XMC1000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

### 4.1 Package Parameters

Table 35 provides the thermal characteristics of the packages used in XMC1200.

Table 35 Thermal Characteristics of the Packages

Parameter	Symbol	Limit Values		Unit	Package Types
		Min.	Max.		
Exposed Die Pad Dimensions	Ex × Ey	-	2.7 × 2.7	mm	PG-VQFN-24-19
	CC	-	3.7 × 3.7	mm	PG-VQFN-40-13
Thermal resistance Junction-Ambient	$R_{\Theta \sf JA}$ CC	-	104.6	K/W	PG-TSSOP-16-8 <sup>1)</sup>
		-	83.2	K/W	PG-TSSOP-28-16 <sup>1)</sup>
		-	70.3	K/W	PG-TSSOP-38-9 <sup>1)</sup>
		-	46.0	K/W	PG-VQFN-24-19 <sup>1)</sup>
		-	38.4	K/W	PG-VQFN-40-13 <sup>1)</sup>


<sup>1)</sup> Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground  $V_{\rm SSP}$ , independent of EMC and thermal requirements.

#### 4.1.1 Thermal Considerations

When operating the XMC1200 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance  $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.





The difference between junction temperature and ambient temperature is determined by  $\Delta T = (P_{\text{INT}} + P_{\text{IOSTAT}} + P_{\text{IODYN}}) \times R_{\Theta,\text{IA}}$ 

The internal power consumption is defined as

 $P_{\mathsf{INT}} = V_{\mathsf{DDP}} \times I_{\mathsf{DDP}}$  (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as

$$P_{\mathsf{IOSTAT}} = \Sigma((V_{\mathsf{DDP}} - V_{\mathsf{OH}}) \times I_{\mathsf{OH}}) + \Sigma(V_{\mathsf{OL}} \times I_{\mathsf{OL}})$$

The dynamic external power consumption caused by the output drivers  $(P_{\mathsf{IODYN}})$  depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce  $V_{\text{DDP}}$ , if possible in the system
- Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers



### 4.2 Package Outlines




Figure 26 PG-TSSOP-38-9






Figure 27 PG-TSSOP-28-16






Figure 28 PG-TSSOP-16-8






Figure 29 PG-VQFN-24-19






Figure 30 PG-VQFN-40-13

All dimensions in mm.

Subject to Agreement on the Use of Product Information



### **Quality Declaration**

## 5 Quality Declaration

Table 36 shows the characteristics of the quality parameters in the XMC1200.

Table 36 Quality Parameters

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
ESD susceptibility according to Human Body Model (HBM)	V <sub>HBM</sub> SR	-	2000	V	Conforming to EIA/JESD22- A114-B
ESD susceptibility according to Charged Device Model (CDM) pins	$V_{CDM}$ SR	-	500	V	Conforming to JESD22-C101-C
Moisture sensitivity level	MSL CC	-	3	-	JEDEC J-STD-020D
Soldering temperature	T <sub>SDR</sub> SR	-	260	°C	Profile according to JEDEC J-STD-020D

www.infineon.com

Published by Infineon Technologies AG