

PSoC® 4: PSoC 4100PS Datasheet

Programmable System-on-Chip (PSoC®)

General Description

Cypress' PSoC[®] 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex™-M0+ CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. PSoC 4100PS is a member of the PSoC 4 platform architecture. It is a combination of a microcontroller with standard communication and timing peripherals, a capacitive touch-sensing system (CapSense) with best-in-class performance, programmable general-purpose continuous-time and switched-capacitor analog blocks, and programmable connectivity.

Features

Programmable Analog Blocks

- Two dedicated analog-to-digital converters (ADC) including a 12-bit SAR ADC and a 10-bit single-slope ADC
- Four opamps, two low-power comparators, and a flexible 38-channel analog mux to create custom Analog Front Ends (AFE)
- Two 13-bit Voltage DACs
- Two 7-bit Current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin

CapSense® Capacitive Sensing

- Cypress's fourth-generation CapSense Sigma-Delta (CSD) providing best-in-class signal-to-noise ratio (SNR) and water tolerance
- Cypress-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense[™])

Segment LCD Drive

- LCD drive supported on all pins (common or segment)
- Operates in Deep-Sleep mode with four bits per pin memory

Programmable Digital Peripherals

- Three independent serial communication blocks (SCBs) that are run-time configurable as I2C, SPI or UART
- Eight 16-bit timer/counter/pulse-width modulator (TCPWM) blocks with center-aligned, edge, and pseudo-random modes

32-bit Signal Processing Engine

- ARM Cortex-M0+ CPU up to 48 MHz
- Up to 32 KB of flash with read accelerator
- Up to 4 KB of SRAM
- Eight-channel descriptor-based DMA controller

Low-Power Operation

- 1.71-V to 5.5-V operation
- Deep-Sleep mode with operational analog and 2.5-µA digital system current
- Watch Crystal Oscillator (WCO)

Programmable GPIO Pins

- Up to 38 GPIOs that can be used for analog, digital, CapSense, or LCD functions with programmable drive modes, strength and slew rates
- Includes eight Smart I/Os to implement pin-level Boolean operations on input and output signals
- 48-pin QFN, 48-pin TQFP, 28-pin SSOP, and 45-ball WLCSP packages

PSoC Creator Design Environment

- Integrated Design Environment (IDE) provides schematic-capture design entry and build (with automatic routing of analog and digital signals) and concurrent firmware development with an ARM-SWD debugger
- GUI-based configurable PSoC Components with fully engineered embedded initialization, calibration and correction algorithms
- Application Programming Interfaces (API) for all fixed-function and programmable peripherals

Industry-Standard Tool Compatibility

After schematic-capture, firmware development can be done with ARM-based industry-standard development tools

Cypress Semiconductor Corporation
Document Number: 002-22097 Rev. *C

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised September 25, 2018



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - □ AN79953: Getting Started With PSoC 4
 - □ AN88619: PSoC 4 Hardware Design Considerations
 - □ AN86439: Using PSoC 4 GPIO Pins
 - □ AN57821: Mixed Signal Circuit Board Layout
 - □ AN81623: Digital Design Best Practices
 - □ AN73854: Introduction To Bootloaders
 - □ AN89610: ARM Cortex Code Optimization
 - □ AN85951: PSoC® 4 and PSoC Analog Coprocessor CapSense® Design Guide
- Technical Reference Manual (TRM) is in two documents:
 - □ Architecture TRM details each PSoC 4 functional block.
 - □ Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
 - □ CY8CKIT-147 PSoC® 4100PS Prototyping Kit enables you to evaluate and develop with PSoC 4100PS devices at a low cost

The MiniProg3 device provides an interface for flash programming and debug.

■ Software User Guide:

□ A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

■ Component Datasheets:

□ The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component datasheets provide all the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Online:

□ In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.




PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator







Contents

Functional Definition	6
CPU and Memory Subsystem	6
System Resources	6
Analog Blocks	7
Fixed Function Digital	8
GPIO	8
Special Function Peripherals	9
WLCSP Package Bootloader	<u>S</u>
Pinouts	10
Alternate Pin Functions	12
Power	14
Mode 1: 1.8 V to 5.5 V External Supply	14
Development Support	15
Documentation	15
Online	15
Tools	15
Electrical Specifications	16
Absolute Maximum Ratings	16
Device Level Specifications	

Analog Peripherals	. 20
Digital Peripherals	. 30
Memory	
System Resources	
Ordering Information	. 35
Packaging	
Package Diagrams	
Acronyms	
Document Conventions	. 43
Units of Measure	. 43
Revision History	. 44
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	






Figure 2. Block Diagram

PSoC 4100PS devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4100PS devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4100PS family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4100PS, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4100PS allows the customer to make.



Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0+ CPU in the PSoC 4100PS is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC 4100PS has four breakpoint (address) comparators and two watchpoint (data) comparators.

DMA/DataWire

The DMA engine will be capable of doing independent data transfers anywhere within the memory map via a user-programmable descriptor chain. The DataWire capability is used to effect single-element transfers from one location in memory to another. There are eight DMA channels with a range of selectable trigger sources.

Flash

The PSoC 4100PS device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

SRAM

Four KB of SRAM are provided with zero wait-state access at 48 MHz.

SROM

Eight KB of SROM are provided that contain boot and configuration routines.

System Resources

Power System

The power system is described in detail in the section Power on page 14. It provides an assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). PSoC 4100PS operates with a single external supply over the range of either 1.8 V ±5% (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. PSoC 4100PS provides Active, Sleep, and Deep Sleep low-power modes.

All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with


instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 µs. The opamps can remain operational in Deep Sleep mode.

Clock System

The PSoC 4100PS clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4100PS consists of the internal main oscillator (IMO), internal low-frequency oscillator (ILO), a 32 kHz Watch Crystal Oscillator (WCO) and provision for an external clock. Clock dividers are provided to generate clocks for peripherals on a fine-grained basis. Fractional dividers are also provided to enable clocking of higher data rates for UARTs.

Figure 3. PSoC 4100PS MCU Clocking Architecture



The HFCLK signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are 11 clock dividers for PSoC 4100PS as shown in the diagram above.. The 16-bit capability allows flexible generation of fine-grained frequency values (there is one 24-bit divider for large divide ratios), and is fully supported in PSoC Creator.

IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 4100PS. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is $\pm 2\%$.

ILO Clock Source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.



Watch Crystal Oscillator (WCO)

The PSoC 4100PS clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for Watchdog timing applications.

Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

Reset

PSoC 4100PS can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4100PS reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a $\pm 5\%$ reference.

Analog Blocks

12-bit SAR ADC

The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. It is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is not available in Deep Sleep mode as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.

AHB System Bus and Programmable Logic Interconnect

SAR Sequencer

Sequencing and Control

Pos

SARADC

NEG

Reference Selection

Inputs from other Ports

Figure 4. SAR ADC

Four Opamps (Continuous-Time Block; CTB)

PSoC 4100PS has four opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized, in some cases with external passives, saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering.

VDAC (13 bits)

The PSoC 4100PS has two 13-bit resolution Voltage DACs.

Low-power Comparators (LPC)

PSoC 4100PS has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.



Current DACs

PSoC 4100PS has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

Analog Multiplexed Buses

PSoC 4100PS has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

Temperature Sensor

There is an on-chip temperature sensor which is calibrated during production to achieve ±1% typical (±5% maximum) deviation from accuracy. The SAR ADC is used to measure the temperature.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are eight TCPWM blocks in PSoC 4100PS.

Serial Communication Block (SCB)

PSoC 4100PS has three serial communication blocks, which can be programmed to have SPI, I²C, or UART functionality.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of PSoC 4100PS and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I^2C peripheral is compatible with the I^2C Standard-mode and Fast-mode devices as defined in the NXP I^2C -bus specification and user manual (UM10204). The I^2C bus I/O is implemented with GPIO in open-drain modes.

PSoC 4100PS is not completely compliant with the I²C spec in the following respect:

■ GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

GPIO

PSoC 4100PS has up to 38 GPIOs. The GPIO block implements the following:

- Eight drive modes:
 - ☐ Analog input mode (input and output buffers disabled)
 - □ Input only
 - □ Weak pull-up with strong pull-down
 - □ Strong pull-up with weak pull-down
- □ Open drain with strong pull-down
- □ Open drain with strong pull-up
- □ Strong pull-up with strong pull-down
- □ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve FMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (4 for PSoC 4100PS). The Smart I/O block is a fabric of switches and LUTs that allows Boolean functions to be performed on signals being routed to the pins of a GPIO port. The Smart I/O block can perform logical operations on input pins to the chip and on signals going out as outputs.



Special Function Peripherals

CapSense

CapSense is supported in PSoC 4100PS through a CSD block that can be connected to any pins through an analog mux bus via an analog switch. CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another mux bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are

available in that case) or if CapSense is used without water tolerance (one IDAC is available). The CapSense block also provides a 10-bit Slope ADC function, which can be used in conjunction with the CapSense function.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and ground to null out power-supply related noise

WLCSP Package Bootloader

The WLCSP package is supplied with an I²C bootloader installed in flash. The bootloader is compatible with PSoC Creator bootloader project files.

Document Number: 002-22097 Rev. *C Page 9 of 45



Pinouts

The following table provides the pin list for PSoC 4100PS for the 48 QFN, 48 TQFP, 45 WLCSP, and 28 SSOP packages. All port pins support GPIO.

			Pa	ackages			
	48-QFN		48-TQFP		28-SSOP		45-CSP
Pin	Name	Pin	Name	Pin	Name	Pin	Name
28	P0.0	28	P0.0	21	P0.0	D3	P0.0
29	P0.1	29	P0.1	22	P0.1	E2	P0.1
30	P0.2	30	P0.2	23	P0.2	D2	P0.2
31	P0.3	31	P0.3			C3	P0.3
32	P0.4	32	P0.4			D1	P0.4
33	P0.5	33	P0.5			E1	P0.5
34	P0.6	34	P0.6			C2	P0.6
35	P0.7	35	P0.7			B2	P0.7
36	XRES	36	XRES	24	XRES	В3	XRES
37	P4.0	37	P4.0			A1	P4.0
38	P4.1	38	P4.1			B1	P4.1
39	P5.0	39	P5.0	25	P5.0	B4	P5.0
40	P5.1	40	P5.1			C1	P5.1
41	P5.2	41	P5.2	26	P5.2	A2	P5.2
42	P5.3	42	P5.3	27	P5.3	A3	P5.3
43	VDDA	43	VDDA	28	VDDA	J2	VDDA
44	VSSA	44	VSSA			J3	VSSA
45	VCCD	45	VCCD	1	VCCD	A4	VCCD
						B5	VDDD
46	VSSD	46	VSSD	2	VSSD	A5	VSSD
47	VDDD	47	VDDD	3	VDDD		
48	P1.0	48	P1.0	4	P1.0	C5	P1.0
1	P1.1	1	P1.1	5	P1.1	C4	P1.1
2	P1.2	2	P1.2	6	P1.2	D5	P1.2
3	P1.3	3	P1.3	7	P1.3	D4	P1.3
4	P1.4	4	P1.4			E3	P1.4
5	P1.5	5	P1.5			E4	P1.5
6	P1.6	6	P1.6				
7	P1.7	7	P1.7			G3	P1.7
8	VDDA	8	VDDA	8	VDDA	E5	VDDA
9	VSSA	9	VSSA	9	VSSA	F5	VSSA
10	P2.0	10	P2.0	10	P2.0	F4	P2.0
11	P2.1	11	P2.1	11	P2.1	F3	P2.1
12	P2.2	12	P2.2	12	P2.2	G4	P2.2
13	P2.3	13	P2.3	13	P2.3	G5	P2.3
14	P2.4	14	P2.4			H5	P2.4
15	P2.5	15	P2.5			J4	P2.5



			Pac	kages			
	48-QFN		48-TQFP		28-SSOP		45-CSP
Pin	Name	Pin	Name	Pin Name		Pin	Name
16	P2.6	16	P2.6			H4	P2.6
17	P2.7/VREF	17	P2.7/VREF	14	P2.7/VREF	J5	P2.7/VREF
18	VSSA	18	VSSA			J3	VSSA
19	VDDA	19	VDDA	15	VDDA	J2	VDDA
20	P3.0	20	P3.0			H2	P3.0
21	P3.1	21	P3.1	16	P3.1	F2	P3.1
22	P3.2	22	P3.2	17	P3.2	J1	P3.2
23	P3.3	23	P3.3	18	P3.3	H3	P3.3
24	P3.4	24	P3.4			F1	P3.4
25	P3.5	25	P3.5			G2	P3.5
26	P3.6	26	P3.6	19	P3.6	G1	P3.6
27	P3.7	27	P3.7	20	P3.7	H1	P3.7

Descriptions of the Power pins are as follows:

VDDD: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSS: Ground pin.

VCCD: Regulated digital supply (1.8 V ±5%)

The 48-pin packages have 38 I/O pins. The 45 CSP and the 28 SSOP have 37 and 20 I/O pins respectively



Alternate Pin Functions

Each Port pin has can be assigned to one of multiple functions; it can, for example, be an Analog I/O, a Digital Peripheral function, or a CapSense or LCD pin. The pin assignments are shown in the following table.

D = =+1/D:==	Austra	0			Active		DeepSleep		
Port/Pin	Analog	SmartIO	ACT #0	ACT #1	ACT #2	ACT #3	DS #0	DS #1	
P0.0		SmartIO[0].io[0]	tcpwm.line[4]:1			tcpwm.tr_in[0]	cpuss.swd_data:0	scb[0].spi_select1:0	
P0.1		SmartIO[0].io[1]	tcpwm.line_compl[4]:1			tcpwm.tr_in[1]	cpuss.swd_clk:0	scb[0].spi_select2:0	
P0.2		SmartIO[0].io[2]	tcpwm.line[5]:1		srss.ext_clk			scb[0].spi_select3:0	
P0.3		SmartIO[0].io[3]	tcpwm.line_compl[5]:1						
P0.4		SmartIO[0].io[4]	tcpwm.line[6]:1	scb[1].uart_rx:0			scb[1].i2c_scl:0	scb[1].spi_mosi:0	
P0.5		SmartIO[0].io[5]	tcpwm.line_compl[6]:1	scb[1].uart_tx:0			scb[1].i2c_sda:0	scb[1].spi_miso:0	
P0.6		SmartIO[0].io[6]		scb[1].uart_cts:0			lpcomp.comp[0]:0	scb[1].spi_clk:0	
P0.7		SmartIO[0].io[7]		scb[1].uart_rts:0			lpcomp.comp[1]:0	scb[1].spi_select0:0	
P4.0	wco_in		tcpwm.line[0]:2	scb[2].uart_rx:1		tcpwm.tr_in[5]	scb[2].i2c_scl:1	scb[2].spi_mosi:1	
P4.1	wco_out		tcpwm.line_compl[0]:2	scb[2].uart_tx:1		tcpwm.tr_in[6]	scb[2].i2c_sda:1	scb[2].spi_miso:1	
P5.0	csd.cshieldpads		tcpwm.line[7]:1	scb[0].uart_rx:1			scb[0].i2c_scl:1	scb[0].spi_mosi:1	
P5.1	csd.vref_ext		tcpwm.line_compl[7]:1	scb[0].uart_tx:1			scb[0].i2c_sda:1	scb[0].spi_miso:1	
P5.2	csd.dsi_cmod		tcpwm.line[6]:2	scb[0].uart_cts:1	tr_sar_out			scb[0].spi_clk:1	
P5.3	csd.dsi_csh_tank		tcpwm.line_compl[6]:2	scb[0].uart_rts:1				scb[0].spi_select0:1	
P1.0	ctb_pads[8] lpcomp.in_p[1]		tcpwm.line[0]:1	scb[1].uart_rx:1			scb[1].i2c_scl:1	scb[1].spi_mosi:1	
P1.1	ctb_pads[9] lpcomp.in_n[1]		tcpwm.line_compl[0]:1	scb[1].uart_tx:1			scb[1].i2c_sda:1	scb[1].spi_miso:1	
P1.2	ctb_pads[10] ctb_oa0_out_10x[1]		tcpwm.line[1]:1	scb[1].uart_cts:1				scb[1].spi_clk:1	
P1.3	ctb_pads[11] ctb_oa1_out_10x[1]		tcpwm.line_compl[1]:1	scb[1].uart_rts:1				scb[1].spi_select0:1	
P1.4	ctb_pads[12]		tcpwm.line[2]:1					scb[1].spi_select1:0	
P1.5	ctb_pads[13]		tcpwm.line_compl[2]:1					scb[1].spi_select2:0	
P1.6	ctb_pads[14]		tcpwm.line[3]:1					scb[1].spi_select3:0	
P1.7	ctb_pads[15]		tcpwm.line_compl[3]:1						
P2.0	ctb_pads[0]		tcpwm.line[4]:0	scb[2].uart_rx:0			scb[2].i2c_scl:0	scb[2].spi_mosi:0	

Document Number: 002-22097 Rev. *C Page 12 of 45



Port/Pin	Analas	SmartIO				DeepSleep		
PORT/PIN	Analog	SmartiO	ACT #0	ACT #1	ACT #2	ACT #3	DS #0	DS #1
P2.1	ctb_pads[1]		tcpwm.line_compl[4]:0	scb[2].uart_tx:0			scb[2].i2c_sda:0	scb[2].spi_miso:0
P2.2	ctb_pads[2] ctb_oa0_out_10x[0]		tcpwm.line[5]:0	scb[2].uart_cts:0				scb[2].spi_clk:0
P2.3	ctb_pads[3] ctb_oa1_out_10x[0]		tcpwm.line_compl[5]:0	scb[2].uart_rts:0				scb[2].spi_select0:0
P2.4	ctb_pads[4]		tcpwm.line[0]:0					scb[2].spi_select1:0
P2.5	ctb_pads[5]		tcpwm.line_compl[0]:0					scb[2].spi_select2:0
P2.6	ctb_pads[6]		tcpwm.line[1]:0					scb[2].spi_select3:0
	ctb_pads[7]		tcpwm.line_compl[1]:0					
P2.7	sar_ext_vref0 sar_ext_vref1							
P3.0	sarmux[0]		tcpwm.line[2]:0	scb[0].uart_rx:0			scb[0].i2c_scl:0	scb[0].spi_mosi:0
P3.1	sarmux[1]		tcpwm.line_compl[2]:0	scb[0].uart_tx:0			scb[0].i2c_sda:0	scb[0].spi_miso:0
P3.2	sarmux[2] lpcomp.in_p[0]		tcpwm.line[3]:0	scb[0].uart_cts:0				scb[0].spi_clk:0
P3.3	sarmux[3] lpcomp.in_n[0]		tcpwm.line_compl[3]:0	scb[0].uart_rts:0				scb[0].spi_select0:0
P3.4	sarmux[4]		tcpwm.line[6]:0			tcpwm.tr_in[2]		scb[0].spi_select1:1
P3.5	sarmux[5]		tcpwm.line_compl[6]:0			tcpwm.tr_in[3]	csd.comp	scb[0].spi_select2:1
P3.6	sarmux[6]		tcpwm.line[7]:0	scb[2].uart_rx:2		tcpwm.tr_in[4]	scb[2].i2c_scl:2	scb[2].spi_mosi:2
P3.7	sarmux[7]		tcpwm.line_compl[7]:0	scb[2].uart_tx:2			scb[2].i2c_sda:2	scb[2].spi_miso:2

Refer to the Technical Reference Manual (TRM) for CTB connection details. The VDAC outputs are buffered through the CTB outputs; any VDAC output may be routed to any CTB output.




Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100PS. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the $V_{\rm DDA}$ input.

Note that VDDD and VDDA must be shorted together on the PCB.

Figure 5. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal

regulator operational). In Mode 2, the supply range is 1.8 V ±5% (externally regulated; 1.71 to 1.89, internal regulator bypassed).

Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the PSoC 4100PS is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4100PS supplies the internal logic and its output is connected to the V_{CCD} pin. The V_{CCD} pin must be bypassed to ground via an external capacitor (0.1 μ F; X5R ceramic or better) and must not be connected to anything else.

Mode 2: 1.8 V ±5% External Supply


In this mode, the PSoC 4100PS is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the V_{DDD} and V_{CCD} pins are shorted together and bypassed.

Bypass capacitors must be used from V_{DDD} and V_{DDA} to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 6. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example





Development Support

The PSoC 4100PS family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4100PS family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4100PS family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Electrical Specifications

Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V _{DD_ABS}	Digital or Analog supply relative to V _{SS}	-0.5	_	6		V _{DDD} , V _{DDA} , Absolute Max
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SS}	-0.5	_	1.95	V	_
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	_	V _{DD} +0.5		_
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25	_	25		_
SID5	I _{GPIO_injection}	GPIO injection current, Max for $V_{IH} > V_{DDD}$, and Min for $V_{IL} < V_{SS}$	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	_	V	_
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	_	V	_
BID46	LU	Pin current for latch-up	-140	-	140	mA	_

Device Level Specifications

All specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 105 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 2. DC Specifications

Typical values measured at V_{DD} = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	V_{DD}	Power supply input voltage	1.8	-	5.5		With regulator enabled
SID255	V _{DD}	Power supply input voltage ($V_{CCD} = V_{DD}$)	1.71	-	1.89	V	Internally unregulated supply
SID54	V_{DDIO}	V _{DDIO} domain supply	1.71	-	V_{DD}		_
SID55	C _{EFC}	External regulator voltage bypass	_	0.1	_	μF	X5R ceramic or better
SID56	C _{EXC}	Power supply bypass capacitor	_	1	-	μΓ	X5R ceramic or better
Active Mode,	V _{DD} = 1.8 V to 5	5 V. Typical values measured at VDD :	= 3.3 V an	d 25 °C.			
SID10	I _{DD5}	Execute from flash; CPU at 6 MHz	_	2	-		_
SID16	I _{DD8}	Execute from flash; CPU at 24 MHz	_	5.6	-	mA	_
SID19	I _{DD11}	Execute from flash; CPU at 48 MHz	_	10.4	-		_
Sleep Mode, V	DDD = 1.8 V to	5.5 V (Regulator on)		•		•	
SID22	I _{DD17}	I ² C wakeup WDT, and Comparators on	_	1.1	-	mA	6 MHz
SID25	I _{DD20}	I ² C wakeup, WDT, and Comparators on.	_	3.1	ı		12 MHz

Note

Document Number: 002-22097 Rev. *C Page 16 of 45

^{1.} Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.

Page 17 of 45



Table 2. DC Specifications (continued)

Typical values measured at V_{DD} = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions				
Sleep Mode, V	Sleep Mode, V _{DDD} = 1.71 V to 1.89 V (Regulator bypassed)										
SID28	I _{DD23}	I ² C wakeup, WDT, and Comparators on	_	1.1	-	mA	6 MHz				
SID28A	I _{DD23A}	I ² C wakeup, WDT, and Comparators on	_	3.1	_	mA	12 MHz				
Deep Sleep Mo	Deep Sleep Mode, V _{DD} = 1.8 V to 3.6 V (Regulator on)										
SID31	I _{DD26}	I ² C wakeup and WDT on	_	2.5	_	μA	_				
Deep Sleep Mo	ode, V _{DD} = 3.6 V	to 5.5 V (Regulator on)									
SID34	I _{DD29}	I ² C wakeup and WDT on	_	2.5	-	μA	_				
Deep Sleep Mo	ode, V _{DD} = 1.71	V to 1.89 V (Regulator bypassed)									
SID37	I _{DD32}	I ² C wakeup and WDT on	_	2.5	-	μA	_				
XRES Current	KRES Current										
SID307	I _{DD_XR}	Supply current while XRES asserted	-	115	300	μΑ	_				

Table 3. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F _{CPU}	CPU frequency	DC	_	48	MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49 ^[2]	T _{SLEEP}	Wakeup from Sleep mode	_	0	_	ше	
SID50 ^[2]	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	_	35	_	μs	

Note
2. Guaranteed by characterization.



GPIO

Table 4. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V _{IH} ^[3]	Input voltage high threshold	$0.7 \times V_{DDD}$	-	_		CMOS Input
SID58	V _{IL}	Input voltage low threshold	-	-	$\begin{array}{c} 0.3 \times \\ V_{DDD} \end{array}$		CMOS Input
SID241	V _{IH} [3]	LVTTL input, V _{DDD} < 2.7 V	$0.7 \times V_{DDD}$	-	_		_
SID242	V _{IL}	LVTTL input, V _{DDD} < 2.7 V	_	-	$\begin{array}{c} 0.3 \times \\ V_{DDD} \end{array}$		_
SID243	V _{IH} [3]	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	2.0	-	_		_
SID244	V_{IL}	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	_	-	8.0	V	_
SID59	V _{OH}	Output voltage high level	V _{DDD} -0.6	-	_		I_{OH} = 4 mA at 3 V V_{DDD}
SID60	V _{OH}	Output voltage high level	V _{DDD} -0.5	-	_		I _{OH} = 1 mA at 1.8 V V _{DDD}
SID61	V _{OL}	Output voltage low level	-	-	0.6		I _{OL} = 4 mA at 1.8 V V _{DDD}
SID62	V _{OL}	Output voltage low level	_	-	0.6		I_{OL} = 10 mA at 3 V V_{DDD}
SID62A	V_{OL}	Output voltage low level	_	-	0.4		I _{OL} = 3 mA at 3 V V _{DDD}
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	_
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	N22	_
SID65	I _{IL}	Input leakage current (absolute value)	_	2	_	nA	
SID66	C _{IN}	Input capacitance	_	3	7	pF	_
SID67 ^[4]	V _{HYSTTL}	Input hysteresis LVTTL	15	40	_		$V_{DDD} \ge 2.7 \text{ V}$
SID68 ^[4]	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	-	_	mV	V _{DD} < 4.5 V
SID68A ^[4]	V _{HYSCMOS5V5}	Input hysteresis CMOS	200	-	_		V _{DD} > 4.5 V
SID69 ^[4]	I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	_	_	100	μA	-
SID69A ^[4]	I _{TOT_GPIO}	Maximum total source or sink chip current	_	_	85	mA	_

Table 5. GPIO AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	-	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	-	12	115	3.3 V V _{DDD} , Cload = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	_	60	ns	3.3 V V _{DDD} , Cload = 25 pF

V_{IH} must not exceed V_{DDD} + 0.2 V.
 Guaranteed by characterization.



Table 5. GPIO AC Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID73	T _{FALLS}	Fall time in slow strong mode	10	1	60	ns	3.3 V V _{DDD} , Cload = 25 pF
SID74	F _{GPIOUT1}	GPIO F_{OUT} ; 3.3 $V \le V_{DDD} \le 5.5 V$ Fast strong mode	_	1	16		90/10%, 25-pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO F _{OUT} ; 1.71 V≤ V _{DDD} ≤ 3.3 V Fast strong mode	_	-	16		90/10%, 25-pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO F_{OUT} ; 3.3 $V \le V_{DDD} \le 5.5 V$ Slow strong mode	_	-	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	$\begin{array}{l} \text{GPIO}\text{F}_{\text{OUT}}; 1.71\text{V}{\leq}\text{V}_{DDD}{\leq}3.3\text{V} \\ \text{Slow strong mode}. \end{array}$	_	-	3.5		90/10%, 25-pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V ≤ V _{DDD} ≤ 5.5 V	_	-	48		90/10% V _{IO}

XRES

Table 6. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V _{IH}	Input voltage high threshold	$0.7 \times V_{DDD}$	_	_	V	CMOS Input
SID78	V_{IL}	Input voltage low threshold	_	_	$0.3 \times V_{DDD}$	V	CiviO3 iriput
SID79	R _{PULLUP}	Pull-up resistor	_	60	_	kΩ	-
SID80	C _{IN}	Input capacitance	_	3	7	pF	-
SID81 ^[5]	V _{HYSXRES}	Input voltage hysteresis	_	$\begin{array}{c} 0.05 \times \\ V_{DD} \end{array}$	-	mV	Typical hysteresis is 200 mV for V _{DD} > 4.5 V

Table 7. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 ^[5]	T _{RESETWIDTH}	Reset pulse width	1	-	1	μs	_
BID194 ^[5]	DECETAVALE	Wake-up time from reset release	-	-	2.5	ms	_

Note
5. Guaranteed by characterization.



Analog Peripherals

Table 8. CTB Opamp Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	I _{DD}	Opamp block current, No load					
SID269	I _{DD_HI}	power=hi	_	1100	2070		-
SID270	I _{DD_MED}	power=med	-	550	950	μΑ	-
SID271	I _{DD_LOW}	power=lo	_	150	350		_
	G _{BW}	Load = 20 pF, 0.1 mA V _{DDA} = 2.7 V					1
SID272	G _{BW_HI}	power=hi	6	_	_		Input and output are 0.2 V to V _{DDA} -0.2 V
SID273	G _{BW_MED}	power=med	3	_	_	MHz	Input and output are 0.2 V to V _{DDA} -0.2 V
SID274	G _{BW_LO}	power=lo	_	1	_		Input and output are 0.2 V to V _{DDA} -0.2 V
	I _{OUT_MAX}	V _{DDA} = 2.7 V, 500 mV from rail		•			
SID275	I _{OUT_MAX_HI}	power=hi	10	-	_		Output is 0.5 V V _{DDA} -0.5 V
SID276	I _{OUT_MAX_MID}	power=mid	10	_	_	mA	Output is 0.5 V V _{DDA} -0.5 V
SID277	I _{OUT_MAX_LO}	power=lo	-	5	_		Output is 0.5 V V _{DDA} -0.5 V
	I _{OUT}	V _{DDA} = 1.71 V, 500 mV from rail		.	<u> </u>		
SID278	I _{OUT_MAX_HI}	power=hi	4	_	_		Output is 0.5 V V _{DDA} -0.5 V
SID279	I _{OUT_MAX_MID}	power=mid	4	_	_	mA	Output is 0.5 V V _{DDA} -0.5 V
SID280	I _{OUT_MAX_LO}	power=lo	-	2	_		Output is 0.5 V V _{DDA} -0.5 V
	I _{DD_Int}	Opamp block current Internal Load		<u> </u>	·		ı
SID269_I	I _{DD_HI_Int}	power=hi	_	1500	2300	_	-
SID270_I	I _{DD_MED_Int}	power=med	-	700	1200	μA	-
	G _{BW}	V _{DDA} = 2.7 V					1
SID272_I	G _{BW_HI_Int}	power=hi	8	_	_	MHz	Output is 0.25 V to V _{DDA} -0.25 V
		General opamp specs for both interi	nal and ext	ernal m	odes		
SID281	V _{IN}	Charge-pump on, V _{DDA} = 2.7 V	-0.05	_	V _{DDA} -0.2	V	_
SID282	V_{CM}	Charge-pump on, V _{DDA} = 2.7 V	-0.05	_	V _{DDA} -0.2	V	



Table 8. CTB Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID283	V _{OUT_1}	power=hi, Iload=10 mA	0.5	_	V _{DDA} -0.5		V _{DD} = 2.7 V
SID284	V _{OUT_2}	power=hi, Iload=1 mA	0.2	_	V _{DDA} -0.2	V	V _{DDA} = 2.7 V
SID285	V _{OUT_3}	power=med, Iload=1 mA	0.2	_	V _{DDA} -0.2	V	V _{DDA} = 2.7 V
SID286	V _{OUT_4}	power=lo, Iload=0.1 mA	0.2	_	V _{DDA} -0.2		V _{DDA} = 2.7 V
SID288	V _{OS_TR}	Offset voltage, trimmed	-1.0	±0.5	1.0		High mode, input 0 V to V _{DDA} -0.2 V
SID288A	V _{OS_TR}	Offset voltage, trimmed	-	±1	-	mV	Medium mode, input 0 V to V _{DDA} -0.2 V
SID288B	V _{OS_TR}	Offset voltage, trimmed	-	±2	-		Low mode, input 0 V to V _{DDA} -0.2 V
SID290	V _{OS_DR_TR}	Offset voltage drift, trimmed	-10	±3	10	μV/C	High mode
SID290A	V _{OS_DR_TR}	Offset voltage drift, trimmed	-	±10	-	\//O	Medium mode
SID290B	V _{OS_DR_TR}	Offset voltage drift, trimmed	-	±10	-	μV/C	Low mode
SID291	CMRR	DC	70	80	_		Input is 0 V to V_{DDA} -0.2 V, Output is 0.2 V to V_{DDA} -0.2 V, $V_{DDA} \ge 2.7 \text{ V}$
SID291A	CMRR2	DC	60	70	_	dB	Input is 0 V to V_{DDA} -0.2 V, Output is 0.2 V to V_{DDA} -0.2 V. 1.71 V \leq V _{DDA} $<$ 2.7 V
SID292	PSRR	At 1 kHz, 10-mV ripple	70	85	_		V _{DDD} = 3.6 V, high-power mode, input is 0.2 V to V _{DDA} -0.2 V
	Noise			_		_	
SID294	VN2	Input-referred, 1 kHz, power=Hi	1	72	-		Input and output are at 0.2 V to V _{DDA} -0.2 V
SID295	VN3	Input-referred, 10 kHz, power=Hi	-	28	_	nV/ rtHz	Input and output are at 0.2 V to V _{DDA} -0.2 V
SID296	VN4	Input-referred, 100 kHz, power=Hi	-	15	_		Input and output are at 0.2 V to V _{DDA} -0.2 V
SID297	C _{LOAD}	Stable up to max. load. Performance specs at 50 pF.	ı	-	125	pF	_
SID298	SLEW_RATE	C_{LOAD} = 50 pF, Power = High, V_{DDA} = 2.7 V	6	_	_	V/µs	_



Table 8. CTB Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions						
SID299	T_OP_WAKE	From disable to enable, no external RC dominating	_	-	25	μs	-						
SID299A	OL_GAIN	Open Loop Gain	_	90	-	dB							
	COMP_MODE	Comparator mode; 50-mV drive, T _{rise}	omparator mode; 50-mV drive, T _{rise} =T _{fall} (approx)										
SID300	T _{PD1}	Response time; power=hi	_	150	175		Input is 0.2 V to V _{DDA} -0.2 V						
SID301	T _{PD2}	Response time; power=med	_	500	ı	ns	Input is 0.2 V to V _{DDA} -0.2 V						
SID302	T _{PD3}	Response time; power=lo	_	2500	ı		Input is 0.2 V to V _{DDA} -0.2 V						
SID303	V _{HYST_OP}	Hysteresis	_	10	-	mV	_						
SID304	WUP_CTB	Wake-up time from Enabled to Usable	_	_	25	μs	_						
	Opamp Deep Sleep Mode	Mode 2 is lowest current range. Mode	1 has hi	gher GB	W.								
SID_DS_1	I _{DD_HI_M1}	Mode 1, High current	_	1400	-								
SID_DS_2	I _{DD_MED_M1}	Mode 1, Medium current	_	700	-	μΑ							
SID_DS_3	I _{DD_LOW_M1}	Mode 1, Low current	_	200	ı								
SID_DS_4	I _{DD_HI_M2}	Mode 2, High current	_	120	1								
SID_DS_5	I _{DD_MED_M2}	Mode 2, Medium current	_	60	-	μA							
SID_DS_6	I _{DD_LOW_M2}	Mode 2, Low current	_	15	-								
SID_DS_7	G _{BW_HI_M1}	Mode 1, High current	_	4	_		20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V						
SID_DS_8	G _{BW_MED_M1}	Mode 1, Medium current	_	2	_		20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V						
SID_DS_9	G _{BW_LOW_M1}	Mode 1, Low current	-	0.5	_]	20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V						
SID_DS_10	G _{BW_HI_M2}	Mode 2, High current	-	0.5	-	- MHz	20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V						
SID_DS_11	G _{BW_MED_M2}	Mode 2, Medium current	-	0.2	-		20-pF load, no DC load 0.2 V to V _{DDA} A-0.2 V						
SID_DS_12	G _{BW_Low_M2}	Mode 2, Low current	_	0.1	_		20-pF load, no DC load 0.2 V to V _{DDA} -0.2 V						



Table 8. CTB Opamp Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID_DS_13	V _{OS_HI_M1}	Mode 1, High current	-	5	-		With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_14	V _{OS_MED_M1}	Mode 1, Medium current	1	5	1		With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_15	V _{OS_LOW_M1}	Mode 1, Low current	1	5	1	m\/	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_16	V _{OS_HI_M2}	Mode 2, High current	1	5	1	mV	With trim 25 °C, 0.2V to V _{DDA} -1.5 V
SID_DS_17	V _{OS_MED_M2}	Mode 2, Medium current	1	5	1		With trim 25 °C, 0.2 V to V_{DDA} -1.5 V
SID_DS_18	V _{OS_LOW_M2}	Mode 2, Low current	1	5	1		With trim 25 °C, 0.2 V to V_{DDA} -1.5 V
SID_DS_19	I _{OUT_HI_M1}	Mode 1, High current	1	10	1		Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_20	I _{OUT_MED_M1}	Mode 1, Medium current	1	10	1		Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_21	I _{OUT_LOW_M1}	Mode 1, Low current	1	4	1	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_22	I _{OUT_HI_M2}	Mode 2, High current	_	1	-		_
SID_DS_23	I _{OU_MED_M2}	Mode 2, Medium current	_	1	_		_
SID_DS_24	I _{OU_LOW_M2}	Mode 2, Low current	_	0.5	-		_

Table 9. PGA Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
PGA Gain Values	_	Gain Values are 2,4,16, and 32.	2	_	32	_	
		Gain Error for Low range; Gain = 2	-	1	-	%	
SID_PGA_1	PGA_ERR_1	Gain Error for Medium range; Gain = 2	-	_	1.5	%	
		Gain Error for High range; Gain = 2	-	_	1.5	%	
		Gain Error for Low range; Gain = 4	-	1	-	%	
SID_PGA_2	PGA_ERR_2	Gain Error for Medium range; Gain = 4	-	_	1.5	%	
		Gain Error for High range; Gain = 4	-	_	1.5	%	
		Gain Error for Low range; Gain = 16	-	3	-	%	
SID_PGA_3	PGA_ERR_3	Gain Error for Medium range; Gain = 16	_	3	_	%	
		Gain Error for High range; Gain = 16	-	3	-	%	
		Gain Error for Low range; Gain = 32	-	5	-	%	
SID_PGA_4	PGA_ERR_4	Gain Error for Medium range; Gain = 32	_	5	_	%	
		Gain Error for High range; Gain = 32	ı	5	_	%	

Note

6. Guaranteed by characterization.

Document Number: 002-22097 Rev. *C Page 23 of 45



Table 10. Voltage DAC Specifications

(VDAC specs are valid from -20 to 85 °C)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
13-bit DAC							
SID_DAC_1	INL_VDAC1	Integral non linearity (INL)	-6	_	5	LSB	
SID_DAC_2	DNL_VDAC1	Differential non linearity (DNL)	-1	_	4	LOD	
SID_DAC_3	VOUT_VDAC1	Output voltage range	0.2	-	V _{DDA} -0.2	V	Valid output range is 200 LSBs from rails. Full settling bandwidth to within 200 mV of rail.
SID_DAC_4	ZSE_VDAC1	Zero scale error (output with all zeroes input)	_	20	_	mV	Zero scale is at analog ground
SID_DAC_5	GE_VDAC1	Full scale error less offset	_	0.3	2	%	$V_{DDA} \ge 2.7 \text{ V, VREF} = V_{DDA}/2$
SID_DAC_6	IDD_VDAC1	Block current	_	1.8	_	mA	-
SID_DAC_7	PSRR_VDAC1	Power supply rejection ratio	_	50	_	dB	2.7 V < V _{DDA} ≤ 5.5 V
SID_DAC_8	WUP_VDAC1	Wake-up time from Enabled to Usable	_	-	32	μs	2.7 V < V _{DDA} ≤ 5.5 V
SID_DAC_8A	WUP_VDAC2	Wake-up time from Enabled to Usable	_	-	72	μs	$V_{DDA} \le 2.7 \text{ V}$
SID_DAC_9	TS_VDAC1	Settling time for DAC	_	_	2	μs	500 ksps operation, V _{DDA} ≥ 2.7 V
SID_DAC_9A	TS_VDAC2	Settling time for DAC	_	_	10	μs	100 ksps operation, $V_{DDA} \le 2.7 \text{ V}$

Document Number: 002-22097 Rev. *C Page 24 of 45



Table 11. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID84	V _{OFFSET1}	Input offset voltage, Factory trim	_	_	±10		_
SID85	V _{OFFSET2}	Input offset voltage, Custom trim	_	_	±4	mV	_
SID86	V _{HYST}	Hysteresis when enabled	_	10	35		_
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	_	V _{DDD} -0.1		Modes 1 and 2
SID247	V _{ICM2}	Input common mode voltage in low power mode	0	_	V _{DDD}	V	_
SID247A	V _{ICM3}	Input common mode voltage in ultra low power mode	0	-	V _{DDD} -1.15	·	$V_{DDD} \ge 2.2 \text{ V for}$ Temp < 0 °C, V_{DDD} $\ge 1.8 \text{ V for Temp >}$ 0 °C
SID88	C _{MRR}	Common mode rejection ratio	50	_	_	dB	V _{DDD} ≥ 2.7V
SID88A	C _{MRR}	Common mode rejection ratio	42	_	_	uБ	V _{DDD} ≤ 2.7V
SID89	I _{CMP1}	Block current, normal mode	_	_	400		_
SID248	I _{CMP2}	Block current, low power mode	_	_	100		_
SID259	I _{CMP3}	Block current in ultra low-power mode	-	-	28	μА	$V_{DDD} \ge 2.2 \text{ V for}$ Temp < 0 °C, V_{DDD} $\ge 1.8 \text{ V for Temp >}$ 0 °C
SID90	Z _{CMP}	DC Input impedance of comparator	35	_	_	МΩ	_

Table 12. Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	1	38	110	· ns	All V _{DD}
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	-	70	200		-
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	-	2.3	15	μs	$V_{DDD} \ge 2.2 \text{ V for}$ Temp < 0 °C, V_{DDD} $\ge 1.8 \text{ V for Temp >}$ 0 °C

Table 13. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID93	TSENSACC	Temperature sensor accuracy	-5	±1	5	°C	–40 to +85 °C

Document Number: 002-22097 Rev. *C Page 25 of 45



Table 14. SAR Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SAR ADC DO	Specifications						
SID94	A_RES	Resolution	_	_	12	bits	
SID95	A_CHNLS_S	Number of channels - single ended	_	_	8		8 full speed.
SID96	A-CHNKS_D	Number of channels - differential	_	_	4		
SID97	A-MONO	Monotonicity	_	_	-		Yes.
SID98	A_GAINERR	Gain error	_	_	±0.1	%	With external reference.
SID99	A_OFFSET	Input offset voltage	_	_	2	mV	Measured with 1-V reference
SID100	A_ISAR	Current consumption	_	_	1	mA	
SID101	A_VINS	Input voltage range - single ended	V_{SS}	_	V_{DDA}	V	
SID102	A_VIND	Input voltage range - differential[V_{SS}	_	V_{DDA}	V	
SID103	A_INRES	Input resistance	_	_	2.2	ΚΩ	
SID104	A_INCAP	Input capacitance	_	_	10	pF	
SID260	VREFSAR	Trimmed internal reference to SAR	_	_	TBD	V	
SAR ADC AC	C Specifications			ı			
SID106	A_PSRR	Power supply rejection ratio	70	_	_	dB	
SID107	A_CMRR	Common mode rejection ratio	66	_	_	dB	Measured at 1 V
SID108	A_SAMP	Sample rate	_	_	1	Msps	
SID109	A_SNR	Signal-to-noise and distortion ratio (SINAD)	65	_	-	dB	F _{IN} = 10 kHz
SID110	A_BW	Input bandwidth without aliasing	_	_	A_samp/2	kHz	
SID111	A_INL	Integral non linearity. V _{DD} = 1.71 to 5.5, 1 Msps	-1.7	_	2	LSB	V _{REF} = 1 to V _{DD}
SID111A	A_INL	Integral non linearity. V _{DDD} = 1.71 to 3.6, 1 Msps	-1.5	_	1.7	LSB	V_{REF} = 1.71 to V_{DD}
SID111B	A_INL	Integral non linearity. $V_{DD} = 1.71$ to 5.5, 500 ksps	-1.5	_	1.7	LSB	V _{REF} = 1 to V _{DD}
SID112	A_DNL	Differential non linearity. V _{DD} = 1.71 to 5.5, 1 Msps	-1	_	2.2	LSB	$V_{REF} = 1 \text{ to } V_{DD}$
SID112A	A_DNL	Differential non linearity. V _{DD} = 1.71 to 3.6, 1 Msps	-1	-	2	LSB	V_{REF} = 1.71 to V_{DD}
SID112B	A_DNL	Differential non linearity. V _{DD} = 1.71 to 5.5, 500 ksps	-1	_	2.2	LSB	V _{REF} = 1 to V _{DD}
SID113	A_THD	Total harmonic distortion	_	-	-65	dB	F _{IN} = 10 kHz
SID261	FSARINTREF	SAR operating speed without external ref. bypass	_	-	100	ksps	12-bit resolution

Document Number: 002-22097 Rev. *C Page 26 of 45



Table 15. CapSense and IDAC Specifications^[7]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	-	-	±50	mV	V_{DD} > 2 V (with ripple), 25 °C T _A , Sensitivity = 0.1pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	-	ı	±25	mV	V _{DD} > 1.75 V (with ripple), 25 °C T _A , Parasitic Capaci- tance (CP) < 20 pF, Sensitivity ≥ 0.4 pF
SID.CSD.BLK	ICSD	Maximum block current			4000	μΑ	
SID.CSD#15	VREF	Voltage reference for CSD and Comparator	0.6	1.2	V _{DDA} - 0.6	V	V _{DDA} - 0.6 or 4.4, whichever is lower
SID.CSD#15A	VREF_EXT	External Voltage reference for CSD and Comparator	0.6		V _{DDA} - 0.6	V	V _{DDA} - 0.6 or 4.4, whichever is lower
SID.CSD#16	IDAC1IDD	IDAC1 (7 bits) block current	_	_	1750	μΑ	
SID.CSD#17	IDAC2IDD	IDAC2 (7 bits) block current	_	_	1750	μΑ	
SID308	VCSD	Voltage range of operation	1.71	_	5.5	V	1.8 V ±5% or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.6	_	V _{DDA} – 0.6	V	V _{DDA} –0.6 or 4.4, whichever is lower
SID309	IDAC1DNL	DNL	-1	_	1	LSB	
SID310	IDAC1INL	INL	-3	_	3	LSB	
SID311	IDAC2DNL	DNL	-1	_	1.0	LSB	
SID312	IDAC2INL	INL	-3	_	3	LSB	
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5.0	_	-	Ratio	Capacitance range of 5 to 200 pF, 0.1 pF sensitivity. All use cases. V _{DDA} > 2 V.
SID314	IDAC7_SRC1	Maximum Source current of 7-bit IDAC in low range	4.2		5.4	μA	LSB = 37.5 nA typ.
SID314A	IDAC7_SRC2	Maximum Source current of 7-bit IDAC in medium range	34		41	μA	LSB = 300 nA typ.
SID314B	IDAC7_SRC3	Maximum Source current of 7-bit IDAC in high range	275		330	μA	LSB = 2.4 μA typ.
SID314C	IDAC7_SRC4	Maximum Source current of 7-bit IDAC in low range, 2X mode	8		10.5	μA	LSB = 37.5 nA typ. 2X output stage
SID314D	IDAC7_SRC5	Maximum Source current of 7-bit IDAC in medium range, 2X mode	69		82	μA	LSB = 300 nA typ. 2X output stage
SID314E	IDAC7_SRC6	Maximum Source current of 7-bit IDAC in high range, 2X mode	540		660	μA	LSB = 2.4 µA typ.2X output stage
SID315	IDAC7_SINK_1	Maximum Sink current of 7-bit IDAC in low range	4.2		5.7	μA	LSB = 37.5 nA typ.
SID315A	IDAC7_SINK_2	Maximum Sink current of 7-bit IDAC in medium range	34		44	μA	LSB = 300 nA typ.
SID315B	IDAC7_SINK_3	Maximum Sink current of 7-bit IDAC in high range	260		340	μA	LSB = 2.4 µA typ.
SID315C	IDAC7_SINK_4	Maximum Sink current of 7-bit IDAC in low range, 2X mode	8		11.5	μA	LSB = 37.5 nA typ. 2X output stage

Page 27 of 45 Document Number: 002-22097 Rev. *C

Note
7. For optimal CapSense performance, Ports 0, 4, and 5 must be used for large DC loads.



Table 15. CapSense and IDAC Specifications [7] (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID315D	IDAC7_SINK_5	Maximum Sink current of 7-bit IDAC in medium range, 2X mode	68		86	μΑ	LSB = 300 nA typ. 2X output stage
SID315E	IDAC7_SINK_6	Maximum Sink current of 7-bit IDAC in high range, 2X mode	540		700	μA	LSB = 2.4 µAtyp.2X output stage
SID315F	IDAC8_SRC_1	Maximum Source current of 8-bit IDAC in low range	8.4		10.8	μA	LSB = 37.5 nA typ.
SID315G	IDAC8_SRC_2	Maximum Source current of 8-bit IDAC in medium range	68		82	μA	LSB = 300 nA typ.
SID315H	IDAC8_SRC_3	Maximum Source current of 8-bit IDAC in high range	550		680	μA	LSB = 2.4 μA typ.
SID315J	IDAC8_SINK_1	Maximum Sink current of 8-bit IDAC in low range	8.4		11.4	μA	LSB = 37.5 nA typ.
SID315K	IDAC8_SINK_2	Maximum Sink current of 8-bit IDAC in medium range	68		88	μΑ	LSB = 300 nA typ.
SID315L	IDAC8_SINK_3	Maximum Sink current of 8-bit IDAC in high range	540		670	μΑ	LSB = 2.4 μA typ.
SID320	IDACOFFSET1	All zeroes input; Medium and High range	_	_	1	LSB	Polarity set by Source or Sink
SID320A	IDACOFFSET2	All zeroes input; Low range	_	_	2	LSB	Polarity set by Source or Sink
SID321	IDACGAIN	Full-scale error less offset	_	_	±20	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	_	_	9.2	LSB	LSB = 37.5 nA typ.
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	_	_	6	LSB	LSB = 300 nA typ.
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	_	_	6.8	LSB	LSB = 2.4 μA typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	_	_	10	μs	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	_	_	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	_	2.2	_	nF	5-V rating, X7R or NP0 cap.

Table 16. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SIDA94	A_RES	Resolution	-	-	10	bits	8 full speed.
SID95	A_CHNLS_S	Number of channels - single-ended	-	_	16		Diff inputs use neighboring I/O
SIDA97	A-MONO	Monotonicity	-	_	-	Yes	Yes
SIDA98	A_GAINERR	Gain error	_	_	TBD	%	With external reference.
SIDA99	A_OFFSET	Input offset voltage	-	_	TBD	mV	Measured with 1-V reference
SIDA100	A_ISAR	Current consumption	-	_	TBD	mA	
SIDA101	A_VINS	Input voltage range - single-ended	V_{SSA}	_	V_{DDA}	V	
SIDA103	A_INRES	Input resistance	-	2.2	_	ΚΩ	
SIDA104	A_INCAP	Input capacitance	-	20	-	pF	

Document Number: 002-22097 Rev. *C Page 28 of 45



Table 16. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SIDA106	A_PSRR	Power supply rejection ratio	TBD	_	_	dB	
SIDA107	A_TACQ	Sample acquisition time	-	1	_	μs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	_	21.3	μs	Does not include acquisition time. Equivalent to 44.8 ksps including acquisition time
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	_	85.3	μs	Does not include acquisition time. Equivalent to 11.6 ksps including acquisition time.
SIDA109	A_SND	Signal-to-noise and distortion ratio (SINAD)	TBD	_	_	dB	
SIDA110	A_BW	Input bandwidth without aliasing	_	-	22.4	kHz	8-bit resolution
SIDA111	A_INL	Integral non linearity. V _{DD} = 1.71 to 5.5, 1 ksps	_	_	2	LSB	V _{REF} = 2.4 V or greater
SIDA112	A_DNL	Differential non linearity. V _{DD} = 1.71 to 5.5, 1 ksps	_	_	1	LSB	

Document Number: 002-22097 Rev. *C Page 29 of 45



Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

Table 17. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	_	-	45		All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	_	_	155	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	_	_	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM _{FREQ}	Operating frequency	-	_	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM _{ENEXT}	Input trigger pulse width	2/Fc	_	_		For all trigger events ^[8]
SID.TCPWM.5	TPWM _{EXT}	Output trigger pulse widths	2/Fc	-	-		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC _{RES}	Resolution of counter	1/Fc	_	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/Fc	-	-		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/Fc	_	-		Minimum pulse width between Quadrature phase inputs

P_C

Table 18. Fixed I²C DC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	-	50		-
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	_	135	μA	_
SID151	I _{I2C3}	Block current consumption at 1 Mbps	-	_	310		_
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	_	_	1.4		

Table 19. Fixed I²C AC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	ı	ı	1	Msps	_

Table 20. SPI DC Specifications^[10]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	ISPI1	Block current consumption at 1 Mbits/sec	-	ı	360		-
SID164	ISPI2	Block current consumption at 4 Mbits/sec	-	-	560	μΑ	-
SID165	ISPI3	Block current consumption at 8 Mbits/sec	-	1	600		-

- Note8. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.9. Guaranteed by characterization.

Document Number: 002-22097 Rev. *C Page 30 of 45



Table 21. SPI AC Specifications^[10]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions				
SID166	FSPI	SPI Operating frequency (Master; 6X Oversampling)	_	_	8	MHz	SID166				
Fixed SPI	Fixed SPI Master Mode AC Specifications										
SID167	TDMO	MOSI Valid after SClock driving edge	_	-	15		-				
SID168	TDSI	MISO Valid before SClock capturing edge	20	_	-	ns	Full clock, late MISO sampling				
SID169	ТНМО	Previous MOSI data hold time	0	_	-		Referred to Slave capturing edge				
Fixed SPI	Slave Mode AC	Specifications									
SID170	TDMI	MOSI Valid before Sclock Capturing edge	40	_	_		-				
SID171	TDSO	MISO Valid after Sclock driving edge	_	_	42 + 3*Tscb	ns	T _{scb} = SCB clock				
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk mode	_	_	48		-				
SID172	THSO	Previous MISO data hold time	0	_	_		_				

Table 22. UART DC Specifications^[10]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbits/sec	1	1	55	μA	-
SID161	I _{UART2}	Block current consumption at 1000 Kbits/sec	_	_	312	μΑ	-

Table 23. UART AC Specifications^[10]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	_	_	1	Mbps	

Table 24. LCD Direct Drive DC Specifications^[10]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	I _{LCDLOW}	Operating current in low power mode	-	5	-	μA	16 × 4 small segment disp. at Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	_	500	5000	pF	-
SID156	LCD _{OFFSET}	Long-term segment offset	_	20	_	mV	_
SID157	I _{LCDOP1}	LCD system operating current Vbias = 5 V	-	2	-	mA	32 × 4 segments. 50 Hz. 25 °C
SID158	I _{LCDOP2}	LCD system operating current Vbias = 3.3 V	_	2	_	IIIA	32×4 segments. 50 Hz. 25 °C 4 segments. 50 Hz. 25 °C

Table 25. LCD Direct Drive AC Specifications^[10]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	-

Note

10. Guaranteed by characterization.

Document Number: 002-22097 Rev. *C Page 31 of 45



Memory

Table 26. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V_{PE}	Erase and program voltage	1.71	1	5.5	V	_

Table 27. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[11]	Row (block) write time (erase and program)	_	_	20		Row (block) = 64 bytes
SID175	T _{ROWERASE} ^[11]	Row erase time	_	_	13	ms	_
SID176	T _{ROWPROGRAM} ^[11]	Row program time after erase	_	_	7		-
SID178	T _{BULKERASE} [11]	Bulk erase time (16 KB)	_	_	15		-
SID180 ^[12]	T _{DEVPROG} ^[11]	Total device program time	_	_	7.5	Seconds	-
SID181 ^[12]	F _{END}	Flash endurance	100 K	_	_	Cycles	-
SID182 ^[12]	F _{RET}	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	_	-	Years	_
SID182A ^[12]	_	Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	-	Teals	-
SID256	TWS48	Number of Wait states at 48 MHz	2	_	-		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	_	_		CPU execution from Flash

System Resources

Power-on Reset (POR)

Table 28. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	1	67	V/ms	At power-up
SID185 ^[12]	V _{RISEIPOR}	Rising trip voltage	0.80	-	1.5	V	_
SID186 ^[12]	V _{FALLIPOR}	Falling trip voltage	0.70	_	1.4		_

Table 29. Brown-out Detect (BOD) for V_{CCD}

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 ^[12]	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.48	_	1.62	V	_
SID192 ^[12]	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.1	_	1.5		_

Document Number: 002-22097 Rev. *C Page 32 of 45

Notes
11. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



SWD Interface

Table 30. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	-	1	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	-	-	7		SWDCLK ≤ 1/3 CPU clock frequency
SID215 ^[13]	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	_		-
SID216 ^[13]	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	_	ns	-
SID217 ^[13]	T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5*T	115	-
SID217A ^[13]	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_		_

Internal Main Oscillator

Table 31. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	_	_	250	μΑ	-
SID219	I _{IMO2}	IMO operating current at 24 MHz	_	-	180	μΑ	-

Table 32. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency range from 24 to 48 MHz (4-MHz increments)	-2	_	+2	%	$2 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$, and $-25 \text{ °C} \le \text{T}_{A} \le 85 \text{ °C}$
SID226	T _{STARTIMO}	IMO startup time	_	_	7	μs	-
SID228	T _{JITRMSIMO2}	RMS jitter at 24 MHz	_	145	-	ps	_

Internal Low-Speed Oscillator

Table 33. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231 ^[13]	I _{ILO1}	ILO operating current	ı	0.3	1.05	μΑ	_

Table 34. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234 ^[13]	T _{STARTILO1}	ILO startup time	_	_	2	ms	_
SID236 ^[13]	T _{ILODUTY}	ILO duty cycle	40	50	60	%	_
SID237	F _{ILOTRIM1}	ILO frequency range	20	40	80	kHz	_

Note 13. Guaranteed by characterization.



Table 35. Watch Crystal Oscillator (WCO) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID398	FWCO	Crystal Frequency	_	32.768	_	kHz	
SID399	FTOL	Frequency tolerance	_	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	_	50	_	kΩ	
SID401	PD	Drive Level	_	_	1	μW	
SID402	TSTART	Startup time	-	_	500	ms	
SID403	CL	Crystal Load Capacitance	6	_	12.5	pF	
SID404	C0	Crystal Shunt Capacitance	_	1.35	_	pF	
SID405	IWCO1	Operating Current (high power mode)	_	_	8	μA	

Table 36. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID305 ^[14]	ExtClkFreq	External clock input frequency	0	_	48	MHz	_
SID306 ^[14]	ExtClkDuty	Duty cycle; measured at V _{DD/2}	45	_	55	%	_

Table 37. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262 ^[14]	T _{CLKSWITCH}	System clock source switching time	3	-	4	Periods	_

Table 38. PRGIO Pass-through Time (Delay in Bypass Mode)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID252	PRG_BYPASS	Max. delay added by PRGIO in bypass mode	_	_	1.6	ns	

Note14. Guaranteed by characterization.



Ordering Information


									F	eatu	res								Pac	kage	
Category	MPN	Max CPU Speed (MHz)	DMA	Flash (KB)	SRAM (KB)	13-bit VDAC	Opamp (CTB)	CapSense	10-bit CSD ADC	Direct LCD Drive	RTC	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	Smart IOs	GPIO	28-SSOP	45-WLCSP	48-TQFP	48-QFN
	CY8C4125PVI-PS421	24	~	32	4	2	4	-	~	~	~	806 ksps	2	8	2	8	20	~	-	-	_
4125	CY8C4125FNI-PS423	24	~	32	4	2	4	-	~	~	~	806 ksps	2	8	2	8	37	_	~	-	-
4123	CY8C4125AZI-PS423	24	~	32	4	2	4	_	~	~	~	806 ksps	2	8	2	8	38	_	_	~	-
	CY8C4125LQI-PS423	24	~	32	4	2	4	_	~	~	~	806 ksps	2	8	2	8	38	_	_	_	~
	CY8C4145PVI-PS421	48	~	32	4	2	4	_	~	~	~	1000 ksps	2	8	2	8	20	~	_	_	-
	CY8C4145FNI-PS423	48	~	32	4	2	4	_	~	~	~	1000 ksps	2	8	2	8	37	_	~	_	-
	CY8C4145AZI-PS423	48	~	32	4	2	4	_	~	~	~	1000 ksps	2	8	2	8	38	_	_	~	-
4145	CY8C4145LQI-PS423	48	~	32	4	2	4	_	~	~	~	1000 ksps	2	8	2	8	38	_	_	_	~
4143	CY8C4145PVI-PS431	48	~	32	4	2	4	~	~	~	~	1000 ksps	2	8	3	8	20	~	_	-	-
	CY8C4145FNI-PS433	48	~	32	4	2	4	~	~	~	~	1000 ksps	2	8	3	8	37	_	~	-	-
	CY8C4145AZI-PS433	48	~	32	4	2	4	~	~	~	~	1000 ksps	2	8	3	8	38	_	_	~	-
	CY8C4145LQI-PS433	48	~	32	4	2	4	٧	~	~	>	1000 ksps	2	8	3	8	38	_	-	-	~

The nomenclature used in the preceding table is based on the following part numbering convention:

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	ARM Cortex-M0+ CPU
Α	Family	1	4100PS Family
В	Maximum fraguanay	2	24 MHz
Ь	Maximum frequency	4	48 MHz
С	Flash Memory Capacity	5	32 KB
		AZ	TQFP (0.5mm pitch)
DF	Bookaga Cada	LQ	QFN
DE	Package Code	PV	SSOP
		FN	CSP
S	Series Designator	PS	S-Series
F	Temperature Range	I	Industrial
XYZ	Attributes Code	000-999	Code of feature set in the specific family



The following is an example of a part number:





Packaging

SPEC ID#	Package	Description	Package DWG #
BID20	48-pin TQFP	7 × 7 × 1.4 mm height with 0.5-mm pitch	51-85135
BID27	48-pin QFN	6 × 6 × 0.6 mm height with 0.4-mm pitch	001-57280
BID34	45-ball WLCSP	1.986 × 3.691 × 0.482-mm height with 0.38-mm pitch	002-24003
BID34A	28-pin SSOP	5.3 × 10.2 × 0.65-mm pitch	51-85079

Table 39. Package Thermal Characteristics

Parameter	Description	Package	Min	Тур	Max	Units
TA	Operating Ambient temperature		-40	25	85	°C
TJ	Operating junction temperature		-40	_	105	°C
TJA	Package θ_{JA}	48-pin TQFP	_	71	_	°C/Watt
TJC	Package θ_{JC}	48-pin TQFP	_	34.3	_	°C/Watt
TJA	Package θ_{JA}	48-pin QFN	_	18	_	°C/Watt
TJC	Package θ_{JC}	48-pin QFN	_	4.5	_	°C/Watt
TJA	Package θ _{JA}	45-Ball WLCSP	_	37.2	_	°C/Watt
TJC	Package θ_{JC}	45-Ball WLCSP	_	0.31	_	°C/Watt
TJA	Package θ _{JA}	28-pin SSOP	_	60	_	°C/Watt
TJC	Package θ _{JC}	28-pin SSOP	_	25	_	°C/Watt

Table 40. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

Table 41. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

Package	MSL
All	MSL 3

Document Number: 002-22097 Rev. *C Page 37 of 45



Package Diagrams

Figure 7. 48-pin TQFP Package Outline





Figure 8. 48-Pin QFN Package Outline



NOTES:

- 1. HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: 68 ±7 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS


001-57280 *E





A1 CORNER D A B 0.025 C 2X

TOP VIEW

Figure 9. 45-Ball WLCSP Dimensions







			DIMENSIONS					
SYN	ИBOL	MIN	NOM	MAX				
	Α	-	-	0.482				
1	A 1	0.141	-	-				
	D		1.986 BSC					
	E		3.691 BSC					
	01		1.52 BSC					
E	≣1	3.04 BSC						
E	≣2	0.263 BSC						
E	≣3	0.388 BSC						
l N	ИD		5					
N	ΛE		9					
	N		45					
Q	Øb	0.19 0.22 0.25						
6	eD	0.38 BSC						
•	eΕ	0.38 BSC						
	SD	0.00 BSC						
	SE	0.063 BSC						

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- 6\"SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW,
 "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- ^\(\)\(\lambda\)\(\lambda\)\(\text{A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER
 BALLS
- 9. JEDEC SPECIFICATION NO. REF. : N/A.

002-24003 **



7.50
8.10


DIMENSIONS IN MILLIMETERS MIN.
MAX.


NG PLANE

O° MIN.

ON MIN.

Figure 10. 28-Pin SSOP Package Outline





51-85079 *F



Acronyms

Table 42. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM [®]	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
L	

Table 42. Acronyms Used in this Document (continued)

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD

Document Number: 002-22097 Rev. *C Page 41 of 45



Table 42. Acronyms Used in this Document (continued)

Acronym	Description		
PC	program counter		
PCB	printed circuit board		
PGA	programmable gain amplifier		
PHUB	peripheral hub		
PHY	physical layer		
PICU	port interrupt control unit		
PLA	programmable logic array		
PLD	programmable logic device, see also PAL		
PLL	phase-locked loop		
PMDD	package material declaration data sheet		
POR	power-on reset		
PRES	precise power-on reset		
PRS	pseudo random sequence		
PS	port read data register		
PSoC [®]	Programmable System-on-Chip™		
PSRR	power supply rejection ratio		
PWM	pulse-width modulator		
RAM	random-access memory		
RISC	reduced-instruction-set computing		
RMS	root-mean-square		
RTC	real-time clock		
RTL	register transfer language		
RTR	remote transmission request		
RX	receive		
SAR	successive approximation register		
SC/CT	switched capacitor/continuous time		
SCL	I ² C serial clock		
SDA	I ² C serial data		
S/H	sample and hold		
SINAD	signal to noise and distortion ratio		
SIO	special input/output, GPIO with advanced features. See GPIO.		
SOC	start of conversion		
SOF	start of frame		
SPI	Serial Peripheral Interface, a communications protocol		
SR	slew rate		
SRAM	static random access memory		
SRES	software reset		
SWD	serial wire debug, a test protocol		

Table 42. Acronyms Used in this Document (continued)

Acronym	Description			
SWV	single-wire viewer			
TD	transaction descriptor, see also DMA			
THD	total harmonic distortion			
TIA	transimpedance amplifier			
TRM	technical reference manual			
TTL	transistor-transistor logic			
TX	transmit			
UART	Universal Asynchronous Transmitter Receiver, a communications protocol			
UDB	universal digital block			
USB	Universal Serial Bus			
USBIO	USB input/output, PSoC pins used to connect to a USB port			
VDAC	voltage DAC, see also DAC, IDAC			
WDT	watchdog timer			
WOL	write once latch, see also NVL			
WRES	watchdog timer reset			
XRES	external reset I/O pin			
XTAL	crystal			

Document Number: 002-22097 Rev. *C Page 42 of 45



Document Conventions

Units of Measure

Table 43. Units of Measure

Table 43. Units of Measure					
Symbol	Unit of Measure				
°C	degrees Celsius				
dB	decibel				
fF	femto farad				
Hz	hertz				
KB	1024 bytes				
kbps	kilobits per second				
Khr	kilohour				
kHz	kilohertz				
kΩ	kilo ohm				
ksps	kilosamples per second				
LSB	least significant bit				
Mbps	megabits per second				
MHz	megahertz				
ΜΩ	mega-ohm				
Msps	megasamples per second				
μΑ	microampere				
μF	microfarad				
μH	microhenry				
μs	microsecond				
μV	microvolt				
μW	microwatt				
mA	milliampere				
ms	millisecond				
mV	millivolt				
nA	nanoampere				
ns	nanosecond				
nV	nanovolt				
Ω	ohm				
pF	picofarad				
ppm	parts per million				
ps	picosecond				
s	second				
sps	samples per second				
sqrtHz	square root of hertz				
V	volt				
L					



Revision History

Description Title: PSoC [®] 4: PSoC 4100PS Datasheet Programmable System-on-Chip (PSoC [®]) Document Number: 002-22097							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
**	6049408	WKA	01/30/2018	New spec			
*A	6155846	WKA	04/27/2018	Updated number of VDACs to 2. Updated Voltage DAC Specifications.			
*B	6164274	JIAO	05/03/2018	Corrected typo in Ordering Information.			
*C	6318827	WKA	09/25/2018	Updated Table 2, Table 6, Table 8, Table 10, Table 27, and Table 36. Updated 45-ball WLCSP package drawing.			

Document Number: 002-22097 Rev. *C Page 44 of 45



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented to cypress hardware or software products. Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-22097 Rev. *C Revised September 25, 2018 Page 45 of 45